Steven G. Snyder

Array ( [id] => 9308477 [patent_doc_number] => 20140047151 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2014-02-13 [patent_title] => 'INTERRUPT PROCESSING UNIT FOR PREVENTING INTERRUPT LOSS' [patent_app_type] => utility [patent_app_number] => 13/571051 [patent_app_country] => US [patent_app_date] => 2012-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 15368 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13571051 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8483452 [patent_doc_number] => 20120282858 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-11-08 [patent_title] => 'System and Method of Providing Wireless Connectivity Between a Portable Computing Device and a Portable Computing Device Docking Station' [patent_app_type] => utility [patent_app_number] => 13/550862 [patent_app_country] => US [patent_app_date] => 2012-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 27 [patent_no_of_words] => 17419 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13550862 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9248491 [patent_doc_number] => 08612793 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-12-17 [patent_title] => 'Dynamic power and performance calibration of data processing systems' [patent_app_type] => utility [patent_app_number] => 13/549706 [patent_app_country] => US [patent_app_date] => 2012-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 6963 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13549706 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8452230 [patent_doc_number] => 20120263176 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-10-18 [patent_title] => 'Unified Bus Architecture for PoE Communication and Control' [patent_app_type] => utility [patent_app_number] => 13/538424 [patent_app_country] => US [patent_app_date] => 2012-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6081 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13538424 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9859782 [patent_doc_number] => 20150039798 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2015-02-05 [patent_title] => 'CONVERSION OF AN OBJECT FOR A HARDWARE DEVICE INTO HEALTH CONTROL INFORMATION' [patent_app_type] => utility [patent_app_number] => 14/384727 [patent_app_country] => US [patent_app_date] => 2012-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 8700 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14384727 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9264736 [patent_doc_number] => 20130346665 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-12-26 [patent_title] => 'VERSATILE LANE CONFIGURATION USING A PCIE PIE-8 INTERFACE' [patent_app_type] => utility [patent_app_number] => 13/528146 [patent_app_country] => US [patent_app_date] => 2012-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 9675 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13528146 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9592751 [patent_doc_number] => 08782316 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-07-15 [patent_title] => 'Systems and methods for performing a hot input function' [patent_app_type] => utility [patent_app_number] => 13/526314 [patent_app_country] => US [patent_app_date] => 2012-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 31 [patent_no_of_words] => 7991 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13526314 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9980508 [patent_doc_number] => 09026838 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-05-05 [patent_title] => 'Computer system, host-bus-adaptor control method, and program thereof' [patent_app_type] => utility [patent_app_number] => 13/489805 [patent_app_country] => US [patent_app_date] => 2012-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4883 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 281 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13489805 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8831583 [patent_doc_number] => 20130132628 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-05-23 [patent_title] => 'PLUG-IN MODULE, ELECTRONIC SYSTEM, AND JUDGING METHOD AND QUERYING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 13/488637 [patent_app_country] => US [patent_app_date] => 2012-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5490 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13488637 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10117702 [patent_doc_number] => 09152587 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-10-06 [patent_title] => 'Virtualized interrupt delay mechanism' [patent_app_type] => utility [patent_app_number] => 13/485120 [patent_app_country] => US [patent_app_date] => 2012-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 10835 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13485120 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9947445 [patent_doc_number] => 08996773 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-03-31 [patent_title] => 'Computer apparatus and method for distributing interrupt tasks thereof' [patent_app_type] => utility [patent_app_number] => 13/485174 [patent_app_country] => US [patent_app_date] => 2012-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 4110 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13485174 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8893625 [patent_doc_number] => 20130166809 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-06-27 [patent_title] => 'DRIVE CIRCUIT FOR PERIPHERAL COMPONENT INTERCONNECT-EXPRESS (PCIE) SLOTS' [patent_app_type] => utility [patent_app_number] => 13/483062 [patent_app_country] => US [patent_app_date] => 2012-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2564 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13483062 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9940635 [patent_doc_number] => 08990466 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-03-24 [patent_title] => 'Arbiter for asynchronous state machines' [patent_app_type] => utility [patent_app_number] => 13/482753 [patent_app_country] => US [patent_app_date] => 2012-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 4751 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13482753 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9834422 [patent_doc_number] => 08943255 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-01-27 [patent_title] => 'Methods and structure for accounting for connection resets between peripheral component interconnect express bridges and host devices' [patent_app_type] => utility [patent_app_number] => 13/482693 [patent_app_country] => US [patent_app_date] => 2012-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4192 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13482693 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8491357 [patent_doc_number] => 20120290764 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-11-15 [patent_title] => 'SHARED SYSTEM OF I/O EQUIPMENT, SHARED SYSTEM OF INFORMATION PROCESSING APPARATUS, AND METHOD USED THERETO' [patent_app_type] => utility [patent_app_number] => 13/469335 [patent_app_country] => US [patent_app_date] => 2012-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 43 [patent_figures_cnt] => 43 [patent_no_of_words] => 17866 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13469335 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9150433 [patent_doc_number] => 20130304956 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-11-14 [patent_title] => 'METHODS AND APPARATUSES FOR MULTIPLE PRIORITY ACCESS IN A WIRELESS NETWORK SYSTEM' [patent_app_type] => utility [patent_app_number] => 13/468616 [patent_app_country] => US [patent_app_date] => 2012-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4827 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13468616 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9150431 [patent_doc_number] => 20130304954 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-11-14 [patent_title] => 'Dynamically Optimizing Bus Frequency Of An Inter-Integrated Circuit (\'I2C\') Bus' [patent_app_type] => utility [patent_app_number] => 13/467332 [patent_app_country] => US [patent_app_date] => 2012-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5693 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13467332 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9123663 [patent_doc_number] => 20130290585 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-10-31 [patent_title] => 'Virtualized Instruction Extensions for System Partitioning' [patent_app_type] => utility [patent_app_number] => 13/460287 [patent_app_country] => US [patent_app_date] => 2012-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 8309 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13460287 [rel_patent_id] =>[rel_patent_doc_number] =>)