Steven J. Fulk

Array ( [id] => 159201 [patent_doc_number] => 07674691 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-09 [patent_title] => 'Method of manufacturing an electrical antifuse' [patent_app_type] => utility [patent_app_number] => 11/683068 [patent_app_country] => US [patent_app_date] => 2007-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 34 [patent_no_of_words] => 7494 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/674/07674691.pdf [firstpage_image] =>[orig_patent_app_number] => 11683068 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5014087 [patent_doc_number] => 20070257295 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-11-08 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/713591 [patent_app_country] => US [patent_app_date] => 2007-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5112 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0257/20070257295.pdf [firstpage_image] =>[orig_patent_app_number] => 11713591 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4551401 [patent_doc_number] => 07820494 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-10-26 [patent_title] => 'Forming of the periphery of a schottky diode with MOS trenches' [patent_app_type] => utility [patent_app_number] => 11/713543 [patent_app_country] => US [patent_app_date] => 2007-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 15 [patent_no_of_words] => 2573 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/820/07820494.pdf [firstpage_image] =>[orig_patent_app_number] => 11713543 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4477143 [patent_doc_number] => 07868403 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-01-11 [patent_title] => 'Integrated MEMS resonator device' [patent_app_type] => utility [patent_app_number] => 11/680849 [patent_app_country] => US [patent_app_date] => 2007-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 17 [patent_no_of_words] => 2704 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/868/07868403.pdf [firstpage_image] =>[orig_patent_app_number] => 11680849 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 267408 [patent_doc_number] => 07566934 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-07-28 [patent_title] => 'Semiconductor device to suppress leak current at an end of an isolation film' [patent_app_type] => utility [patent_app_number] => 11/707709 [patent_app_country] => US [patent_app_date] => 2007-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 12 [patent_no_of_words] => 4661 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/566/07566934.pdf [firstpage_image] =>[orig_patent_app_number] => 11707709 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5233877 [patent_doc_number] => 20070126032 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-07 [patent_title] => 'FIN FIELD EFFECT TRANSISTOR AND METHOD FOR MANUFACTURING FIN FIELD EFFECT TRANSISTOR' [patent_app_type] => utility [patent_app_number] => 11/673767 [patent_app_country] => US [patent_app_date] => 2007-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3327 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0126/20070126032.pdf [firstpage_image] =>[orig_patent_app_number] => 11673767 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4933043 [patent_doc_number] => 20080003818 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-03 [patent_title] => 'NANO IMPRINT TECHNIQUE WITH INCREASED FLEXIBILITY WITH RESPECT TO ALIGNMENT AND FEATURE SHAPING' [patent_app_type] => utility [patent_app_number] => 11/671688 [patent_app_country] => US [patent_app_date] => 2007-02-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 11532 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0003/20080003818.pdf [firstpage_image] =>[orig_patent_app_number] => 11671688 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5076960 [patent_doc_number] => 20070120184 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-31 [patent_title] => 'ENHANCED RESURF HVPMOS DEVICE WITH STACKED HETERO-DOPING RIM AND GRADUAL DRIFT REGION' [patent_app_type] => utility [patent_app_number] => 11/669233 [patent_app_country] => US [patent_app_date] => 2007-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4251 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0120/20070120184.pdf [firstpage_image] =>[orig_patent_app_number] => 11669233 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20162 [patent_doc_number] => RE041669 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2010-09-14 [patent_title] => 'Low-cost circuit board materials and processes for area array electrical interconnections over a large area between a device and the circuit board' [patent_app_type] => reissue [patent_app_number] => 11/699322 [patent_app_country] => US [patent_app_date] => 2007-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 16 [patent_no_of_words] => 4982 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/041/RE041669.pdf [firstpage_image] =>[orig_patent_app_number] => 11699322 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5159935 [patent_doc_number] => 20070172979 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-26 [patent_title] => 'Method of manufacturing electronic device using ink-jet method' [patent_app_type] => utility [patent_app_number] => 11/655058 [patent_app_country] => US [patent_app_date] => 2007-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5587 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0172/20070172979.pdf [firstpage_image] =>[orig_patent_app_number] => 11655058 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4749197 [patent_doc_number] => 20080157268 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-03 [patent_title] => 'Fuse Element Using Low-K Dielectric' [patent_app_type] => utility [patent_app_number] => 11/618749 [patent_app_country] => US [patent_app_date] => 2006-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2178 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0157/20080157268.pdf [firstpage_image] =>[orig_patent_app_number] => 11618749 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4932993 [patent_doc_number] => 20080003768 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-03 [patent_title] => 'CAPACITOR OF A MEMORY DEVICE AND METHOD FOR FORMING THE SAME' [patent_app_type] => utility [patent_app_number] => 11/618628 [patent_app_country] => US [patent_app_date] => 2006-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3082 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0003/20080003768.pdf [firstpage_image] =>[orig_patent_app_number] => 11618628 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 820543 [patent_doc_number] => 07407874 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-08-05 [patent_title] => 'Plasma doping method' [patent_app_type] => utility [patent_app_number] => 11/647149 [patent_app_country] => US [patent_app_date] => 2006-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 8997 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/407/07407874.pdf [firstpage_image] =>[orig_patent_app_number] => 11647149 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4977379 [patent_doc_number] => 20070218612 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-09-20 [patent_title] => 'METHOD FOR FABRICATING A RECESSED-GATE MOS TRANSISTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 11/616298 [patent_app_country] => US [patent_app_date] => 2006-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 1617 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0218/20070218612.pdf [firstpage_image] =>[orig_patent_app_number] => 11616298 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4980538 [patent_doc_number] => 20070085094 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-19 [patent_title] => 'FLAT PANEL DISPLAY WITH IMPROVED WHITE BALANCE' [patent_app_type] => utility [patent_app_number] => 11/610789 [patent_app_country] => US [patent_app_date] => 2006-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6149 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0085/20070085094.pdf [firstpage_image] =>[orig_patent_app_number] => 11610789 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5022877 [patent_doc_number] => 20070148843 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-28 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/635039 [patent_app_country] => US [patent_app_date] => 2006-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 34 [patent_figures_cnt] => 34 [patent_no_of_words] => 8359 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0148/20070148843.pdf [firstpage_image] =>[orig_patent_app_number] => 11635039 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4829464 [patent_doc_number] => 20080128901 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-05 [patent_title] => 'Micro-electro-mechanical systems device and integrated circuit device integrated in a three-dimensional semiconductor structure' [patent_app_type] => utility [patent_app_number] => 11/606739 [patent_app_country] => US [patent_app_date] => 2006-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5532 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0128/20080128901.pdf [firstpage_image] =>[orig_patent_app_number] => 11606739 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 259922 [patent_doc_number] => 07572645 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-08-11 [patent_title] => 'Magnetic tunnel junction structure and method' [patent_app_type] => utility [patent_app_number] => 11/601129 [patent_app_country] => US [patent_app_date] => 2006-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 5639 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/572/07572645.pdf [firstpage_image] =>[orig_patent_app_number] => 11601129 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5168851 [patent_doc_number] => 20070069282 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-29 [patent_title] => 'SEMICONDUCTOR DEVICE HAVING GATE INSULATING LAYERS WITH DIFFERING THICKNESSES' [patent_app_type] => utility [patent_app_number] => 11/559758 [patent_app_country] => US [patent_app_date] => 2006-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4051 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0069/20070069282.pdf [firstpage_image] =>[orig_patent_app_number] => 11559758 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5022874 [patent_doc_number] => 20070148840 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-28 [patent_title] => 'Method of forming fin transistor' [patent_app_type] => utility [patent_app_number] => 11/594579 [patent_app_country] => US [patent_app_date] => 2006-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2864 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0148/20070148840.pdf [firstpage_image] =>[orig_patent_app_number] => 11594579 [rel_patent_id] =>[rel_patent_doc_number] =>)