Steven J. Fulk

Array ( [id] => 5768127 [patent_doc_number] => 20060019497 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-26 [patent_title] => 'Reduced feature-size memory devices and methods for fabricating the same' [patent_app_type] => utility [patent_app_number] => 10/897178 [patent_app_country] => US [patent_app_date] => 2004-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2431 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0019/20060019497.pdf [firstpage_image] =>[orig_patent_app_number] => 10897178 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7025571 [patent_doc_number] => 20050019965 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-27 [patent_title] => 'Process for testing IC wafer' [patent_app_type] => utility [patent_app_number] => 10/895061 [patent_app_country] => US [patent_app_date] => 2004-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1661 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0019/20050019965.pdf [firstpage_image] =>[orig_patent_app_number] => 10895061 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 911378 [patent_doc_number] => 07329941 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-02-12 [patent_title] => 'Creating increased mobility in a bipolar device' [patent_app_type] => utility [patent_app_number] => 10/710548 [patent_app_country] => US [patent_app_date] => 2004-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 5084 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/329/07329941.pdf [firstpage_image] =>[orig_patent_app_number] => 10710548 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7253167 [patent_doc_number] => 20050142701 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-30 [patent_title] => 'Display device and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/891522 [patent_app_country] => US [patent_app_date] => 2004-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 9090 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0142/20050142701.pdf [firstpage_image] =>[orig_patent_app_number] => 10891522 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7089215 [patent_doc_number] => 20050009328 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-13 [patent_title] => 'Methods of removing resistive remnants from contact holes using silicidation' [patent_app_type] => utility [patent_app_number] => 10/881642 [patent_app_country] => US [patent_app_date] => 2004-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 7481 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0009/20050009328.pdf [firstpage_image] =>[orig_patent_app_number] => 10881642 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6996812 [patent_doc_number] => 20050136590 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-23 [patent_title] => 'Method for forming capacitor of semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/879508 [patent_app_country] => US [patent_app_date] => 2004-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 3095 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0136/20050136590.pdf [firstpage_image] =>[orig_patent_app_number] => 10879508 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 664109 [patent_doc_number] => 07102204 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-09-05 [patent_title] => 'Integrated SOI fingered decoupling capacitor' [patent_app_type] => utility [patent_app_number] => 10/710256 [patent_app_country] => US [patent_app_date] => 2004-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 3865 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/102/07102204.pdf [firstpage_image] =>[orig_patent_app_number] => 10710256 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6978036 [patent_doc_number] => 20050287754 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-29 [patent_title] => 'Radiation hardened bipolar junction transistor' [patent_app_type] => utility [patent_app_number] => 10/875731 [patent_app_country] => US [patent_app_date] => 2004-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2937 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0287/20050287754.pdf [firstpage_image] =>[orig_patent_app_number] => 10875731 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 23311 [patent_doc_number] => 07800189 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-09-21 [patent_title] => 'Microfabricated capacitive ultrasonic transducer' [patent_app_type] => utility [patent_app_number] => 10/877128 [patent_app_country] => US [patent_app_date] => 2004-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 28 [patent_no_of_words] => 5717 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/800/07800189.pdf [firstpage_image] =>[orig_patent_app_number] => 10877128 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 820490 [patent_doc_number] => 07407821 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-08-05 [patent_title] => 'Substrate processing method' [patent_app_type] => utility [patent_app_number] => 10/874245 [patent_app_country] => US [patent_app_date] => 2004-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 24 [patent_no_of_words] => 12537 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/407/07407821.pdf [firstpage_image] =>[orig_patent_app_number] => 10874245 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7275762 [patent_doc_number] => 20040235213 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-25 [patent_title] => 'Oxygen-doped AI-containing current blocking layers in active semiconductor devices' [patent_app_type] => new [patent_app_number] => 10/875418 [patent_app_country] => US [patent_app_date] => 2004-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 8482 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0235/20040235213.pdf [firstpage_image] =>[orig_patent_app_number] => 10875418 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7061205 [patent_doc_number] => 20050003566 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-06 [patent_title] => 'Micromachine production method' [patent_app_type] => utility [patent_app_number] => 10/864841 [patent_app_country] => US [patent_app_date] => 2004-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5081 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0003/20050003566.pdf [firstpage_image] =>[orig_patent_app_number] => 10864841 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7293540 [patent_doc_number] => 20040213072 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-28 [patent_title] => 'Boost capacitor layout technique for an H-bridge integrated circuit motor controller to ensure matching characteristics with that of the low-side switching devices of the bridge' [patent_app_type] => new [patent_app_number] => 10/853583 [patent_app_country] => US [patent_app_date] => 2004-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3071 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0213/20040213072.pdf [firstpage_image] =>[orig_patent_app_number] => 10853583 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7089156 [patent_doc_number] => 20050009269 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-13 [patent_title] => 'Semiconductor device and method of manufacturing semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/850051 [patent_app_country] => US [patent_app_date] => 2004-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 28 [patent_no_of_words] => 7781 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0009/20050009269.pdf [firstpage_image] =>[orig_patent_app_number] => 10850051 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7275823 [patent_doc_number] => 20040235274 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-25 [patent_title] => 'Manufacturing method for a silicon substrate having strained layer' [patent_app_type] => new [patent_app_number] => 10/847305 [patent_app_country] => US [patent_app_date] => 2004-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7938 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 45 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0235/20040235274.pdf [firstpage_image] =>[orig_patent_app_number] => 10847305 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7230030 [patent_doc_number] => 20050255676 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-11-17 [patent_title] => 'Configuring a performance state of an integrated circuit die on wafer' [patent_app_type] => utility [patent_app_number] => 10/847258 [patent_app_country] => US [patent_app_date] => 2004-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2454 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0255/20050255676.pdf [firstpage_image] =>[orig_patent_app_number] => 10847258 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7229590 [patent_doc_number] => 20050255613 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-11-17 [patent_title] => 'Manufacturing of field emission display device using carbon nanotubes' [patent_app_type] => utility [patent_app_number] => 10/846802 [patent_app_country] => US [patent_app_date] => 2004-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4020 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0255/20050255613.pdf [firstpage_image] =>[orig_patent_app_number] => 10846802 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 679643 [patent_doc_number] => 07084018 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-08-01 [patent_title] => 'Sacrificial oxide for minimizing box undercut in damascene FinFET' [patent_app_type] => utility [patent_app_number] => 10/838228 [patent_app_country] => US [patent_app_date] => 2004-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 19 [patent_no_of_words] => 2629 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/084/07084018.pdf [firstpage_image] =>[orig_patent_app_number] => 10838228 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7045661 [patent_doc_number] => 20050250256 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-11-10 [patent_title] => 'Semiconductor device and fabricating method thereof' [patent_app_type] => utility [patent_app_number] => 10/839522 [patent_app_country] => US [patent_app_date] => 2004-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2202 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0250/20050250256.pdf [firstpage_image] =>[orig_patent_app_number] => 10839522 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6925976 [patent_doc_number] => 20050239231 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-10-27 [patent_title] => 'Method for making a microelectromechanical system using a flexure protection layer' [patent_app_type] => utility [patent_app_number] => 10/833203 [patent_app_country] => US [patent_app_date] => 2004-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4991 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0239/20050239231.pdf [firstpage_image] =>[orig_patent_app_number] => 10833203 [rel_patent_id] =>[rel_patent_doc_number] =>)