
Steven J. Fulk
Examiner (ID: 8597)
| Most Active Art Unit | 2891 |
| Art Unit(s) | 2891, OPLA, PTAB |
| Total Applications | 629 |
| Issued Applications | 486 |
| Pending Applications | 6 |
| Abandoned Applications | 137 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6926022
[patent_doc_number] => 20050239277
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-27
[patent_title] => 'Interconnect and a method of manufacture therefor'
[patent_app_type] => utility
[patent_app_number] => 10/828592
[patent_app_country] => US
[patent_app_date] => 2004-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3962
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0239/20050239277.pdf
[firstpage_image] =>[orig_patent_app_number] => 10828592
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/828592 | Method for manufacturing an interconnect | Apr 20, 2004 | Issued |
Array
(
[id] => 6966666
[patent_doc_number] => 20050233563
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-20
[patent_title] => 'Recess reduction for leakage improvement in high density capacitors'
[patent_app_type] => utility
[patent_app_number] => 10/825351
[patent_app_country] => US
[patent_app_date] => 2004-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3611
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0233/20050233563.pdf
[firstpage_image] =>[orig_patent_app_number] => 10825351
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/825351 | Recess reduction for leakage improvement in high density capacitors | Apr 14, 2004 | Abandoned |
Array
(
[id] => 390211
[patent_doc_number] => 07300807
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-11-27
[patent_title] => 'Structure and method for providing precision passive elements'
[patent_app_type] => utility
[patent_app_number] => 10/709109
[patent_app_country] => US
[patent_app_date] => 2004-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 3151
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/300/07300807.pdf
[firstpage_image] =>[orig_patent_app_number] => 10709109
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/709109 | Structure and method for providing precision passive elements | Apr 13, 2004 | Issued |
Array
(
[id] => 7415413
[patent_doc_number] => 20040207584
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-21
[patent_title] => 'Flat panel display with improved white balance'
[patent_app_type] => new
[patent_app_number] => 10/823712
[patent_app_country] => US
[patent_app_date] => 2004-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6162
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0207/20040207584.pdf
[firstpage_image] =>[orig_patent_app_number] => 10823712
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/823712 | Flat panel display with improved white balance | Apr 13, 2004 | Issued |
Array
(
[id] => 7423264
[patent_doc_number] => 20040229393
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-18
[patent_title] => 'Flat panel display and fabrication method thereof'
[patent_app_type] => new
[patent_app_number] => 10/819382
[patent_app_country] => US
[patent_app_date] => 2004-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2239
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0229/20040229393.pdf
[firstpage_image] =>[orig_patent_app_number] => 10819382
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/819382 | Flat panel display and fabrication method thereof | Apr 5, 2004 | Issued |
Array
(
[id] => 138490
[patent_doc_number] => RE041181
[patent_country] => US
[patent_kind] => E1
[patent_issue_date] => 2010-03-30
[patent_title] => 'Manufacturing method of semiconductor device'
[patent_app_type] => reissue
[patent_app_number] => 10/817623
[patent_app_country] => US
[patent_app_date] => 2004-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 16
[patent_no_of_words] => 5098
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/RE/041/RE041181.pdf
[firstpage_image] =>[orig_patent_app_number] => 10817623
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/817623 | Manufacturing method of semiconductor device | Apr 4, 2004 | Issued |
Array
(
[id] => 732419
[patent_doc_number] => 07037741
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-02
[patent_title] => 'Compound semiconductor optoelectronic device'
[patent_app_type] => utility
[patent_app_number] => 10/796823
[patent_app_country] => US
[patent_app_date] => 2004-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1816
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/037/07037741.pdf
[firstpage_image] =>[orig_patent_app_number] => 10796823
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/796823 | Compound semiconductor optoelectronic device | Mar 7, 2004 | Issued |
Array
(
[id] => 698910
[patent_doc_number] => 07067383
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-06-27
[patent_title] => 'Method of making bipolar transistors and resulting product'
[patent_app_type] => utility
[patent_app_number] => 10/793901
[patent_app_country] => US
[patent_app_date] => 2004-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 1979
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/067/07067383.pdf
[firstpage_image] =>[orig_patent_app_number] => 10793901
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/793901 | Method of making bipolar transistors and resulting product | Mar 7, 2004 | Issued |
Array
(
[id] => 928501
[patent_doc_number] => 07314811
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-01-01
[patent_title] => 'Method to make corner cross-grid structures in copper metallization'
[patent_app_type] => utility
[patent_app_number] => 10/793402
[patent_app_country] => US
[patent_app_date] => 2004-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 1874
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/314/07314811.pdf
[firstpage_image] =>[orig_patent_app_number] => 10793402
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/793402 | Method to make corner cross-grid structures in copper metallization | Mar 3, 2004 | Issued |
Array
(
[id] => 7406505
[patent_doc_number] => 20040175874
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-09
[patent_title] => 'Manufacturing method of a semiconductor thin film using a solid laser beam'
[patent_app_type] => new
[patent_app_number] => 10/794271
[patent_app_country] => US
[patent_app_date] => 2004-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6431
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0175/20040175874.pdf
[firstpage_image] =>[orig_patent_app_number] => 10794271
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/794271 | Manufacturing method of a semiconductor thin film using a solid laser beam | Mar 3, 2004 | Abandoned |
Array
(
[id] => 521233
[patent_doc_number] => 07186577
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-03-06
[patent_title] => 'Method for monitoring a density profile of impurities'
[patent_app_type] => utility
[patent_app_number] => 10/787772
[patent_app_country] => US
[patent_app_date] => 2004-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4517
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/186/07186577.pdf
[firstpage_image] =>[orig_patent_app_number] => 10787772
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/787772 | Method for monitoring a density profile of impurities | Feb 26, 2004 | Issued |
Array
(
[id] => 7185534
[patent_doc_number] => 20050191807
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-01
[patent_title] => 'Method for forming shallow trench in deep trench structure'
[patent_app_type] => utility
[patent_app_number] => 10/785991
[patent_app_country] => US
[patent_app_date] => 2004-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1782
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0191/20050191807.pdf
[firstpage_image] =>[orig_patent_app_number] => 10785991
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/785991 | Method for forming shallow trench in deep trench structure | Feb 25, 2004 | Abandoned |
Array
(
[id] => 71485
[patent_doc_number] => 07754537
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-07-13
[patent_title] => 'Manufacture of mountable capped chips'
[patent_app_type] => utility
[patent_app_number] => 10/786825
[patent_app_country] => US
[patent_app_date] => 2004-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 16
[patent_no_of_words] => 4967
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/754/07754537.pdf
[firstpage_image] =>[orig_patent_app_number] => 10786825
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/786825 | Manufacture of mountable capped chips | Feb 24, 2004 | Issued |
Array
(
[id] => 7050802
[patent_doc_number] => 20050186689
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-25
[patent_title] => 'Method and structure for determining thermal cycle reliability'
[patent_app_type] => utility
[patent_app_number] => 10/783462
[patent_app_country] => US
[patent_app_date] => 2004-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4553
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0186/20050186689.pdf
[firstpage_image] =>[orig_patent_app_number] => 10783462
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/783462 | Method and structure for determining thermal cycle reliability | Feb 19, 2004 | Issued |
Array
(
[id] => 547448
[patent_doc_number] => 07166886
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-01-23
[patent_title] => 'DRAM cells with repressed floating gate memory, low tunnel barrier interpoly insulators'
[patent_app_type] => utility
[patent_app_number] => 10/783695
[patent_app_country] => US
[patent_app_date] => 2004-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 11677
[patent_no_of_claims] => 109
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/166/07166886.pdf
[firstpage_image] =>[orig_patent_app_number] => 10783695
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/783695 | DRAM cells with repressed floating gate memory, low tunnel barrier interpoly insulators | Feb 19, 2004 | Issued |
Array
(
[id] => 578418
[patent_doc_number] => 07459726
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-12-02
[patent_title] => 'Semiconductor device comprising a light emitting element and a light receiving element'
[patent_app_type] => utility
[patent_app_number] => 10/775328
[patent_app_country] => US
[patent_app_date] => 2004-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 34
[patent_no_of_words] => 16075
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 22
[patent_words_short_claim] => 21
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/459/07459726.pdf
[firstpage_image] =>[orig_patent_app_number] => 10775328
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/775328 | Semiconductor device comprising a light emitting element and a light receiving element | Feb 10, 2004 | Issued |
Array
(
[id] => 54081
[patent_doc_number] => 07772653
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-08-10
[patent_title] => 'Semiconductor apparatus comprising bipolar transistors and metal oxide semiconductor transistors'
[patent_app_type] => utility
[patent_app_number] => 10/777012
[patent_app_country] => US
[patent_app_date] => 2004-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 188
[patent_no_of_words] => 11260
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/772/07772653.pdf
[firstpage_image] =>[orig_patent_app_number] => 10777012
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/777012 | Semiconductor apparatus comprising bipolar transistors and metal oxide semiconductor transistors | Feb 10, 2004 | Issued |
Array
(
[id] => 6910011
[patent_doc_number] => 20050173769
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-11
[patent_title] => 'Package for a micro-electro mechanical device'
[patent_app_type] => utility
[patent_app_number] => 10/775517
[patent_app_country] => US
[patent_app_date] => 2004-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5067
[patent_no_of_claims] => 56
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0173/20050173769.pdf
[firstpage_image] =>[orig_patent_app_number] => 10775517
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/775517 | Package for a micro-electro mechanical device | Feb 8, 2004 | Issued |
Array
(
[id] => 377370
[patent_doc_number] => 07312471
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-12-25
[patent_title] => 'Liquid crystal display device having drive circuit and fabricating method thereof'
[patent_app_type] => utility
[patent_app_number] => 10/745614
[patent_app_country] => US
[patent_app_date] => 2003-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 4476
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/312/07312471.pdf
[firstpage_image] =>[orig_patent_app_number] => 10745614
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/745614 | Liquid crystal display device having drive circuit and fabricating method thereof | Dec 28, 2003 | Issued |
Array
(
[id] => 7397851
[patent_doc_number] => 20040174646
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-09
[patent_title] => 'Input/output architecture for integrated circuits with efficeint positioning of integrated circuit elements'
[patent_app_type] => new
[patent_app_number] => 10/743079
[patent_app_country] => US
[patent_app_date] => 2003-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2376
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0174/20040174646.pdf
[firstpage_image] =>[orig_patent_app_number] => 10743079
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/743079 | Input/output architecture for integrated circuits with efficeint positioning of integrated circuit elements | Dec 22, 2003 | Abandoned |