
Steven M. Marsh
Examiner (ID: 18721, Phone: (571)272-6819 , Office: P/3632 )
| Most Active Art Unit | 3632 |
| Art Unit(s) | 3632 |
| Total Applications | 2206 |
| Issued Applications | 1601 |
| Pending Applications | 127 |
| Abandoned Applications | 508 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7741930
[patent_doc_number] => 08106475
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-01-31
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/142869
[patent_app_country] => US
[patent_app_date] => 2008-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 53
[patent_no_of_words] => 5430
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/106/08106475.pdf
[firstpage_image] =>[orig_patent_app_number] => 12142869
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/142869 | Semiconductor device and method of manufacturing the same | Jun 19, 2008 | Issued |
Array
(
[id] => 4756680
[patent_doc_number] => 20080308905
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-18
[patent_title] => 'SEMI-CONDUCTOR DEVICE, AND METHOD OF MAKING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/139347
[patent_app_country] => US
[patent_app_date] => 2008-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1719
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0308/20080308905.pdf
[firstpage_image] =>[orig_patent_app_number] => 12139347
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/139347 | SEMI-CONDUCTOR DEVICE, AND METHOD OF MAKING THE SAME | Jun 12, 2008 | Abandoned |
Array
(
[id] => 4479599
[patent_doc_number] => 07906817
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-03-15
[patent_title] => 'High compressive stress carbon liners for MOS devices'
[patent_app_type] => utility
[patent_app_number] => 12/134969
[patent_app_country] => US
[patent_app_date] => 2008-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 7244
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/906/07906817.pdf
[firstpage_image] =>[orig_patent_app_number] => 12134969
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/134969 | High compressive stress carbon liners for MOS devices | Jun 5, 2008 | Issued |
Array
(
[id] => 33250
[patent_doc_number] => 07785997
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-08-31
[patent_title] => 'Method for fabricating semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/134917
[patent_app_country] => US
[patent_app_date] => 2008-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 2655
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/785/07785997.pdf
[firstpage_image] =>[orig_patent_app_number] => 12134917
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/134917 | Method for fabricating semiconductor device | Jun 5, 2008 | Issued |
Array
(
[id] => 4146
[patent_doc_number] => 07816237
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-10-19
[patent_title] => 'Ultra shallow junction formation by epitaxial interface limited diffusion'
[patent_app_type] => utility
[patent_app_number] => 12/132698
[patent_app_country] => US
[patent_app_date] => 2008-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 3502
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/816/07816237.pdf
[firstpage_image] =>[orig_patent_app_number] => 12132698
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/132698 | Ultra shallow junction formation by epitaxial interface limited diffusion | Jun 3, 2008 | Issued |
Array
(
[id] => 4775862
[patent_doc_number] => 20080283860
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-20
[patent_title] => 'Light emitting device'
[patent_app_type] => utility
[patent_app_number] => 12/155326
[patent_app_country] => US
[patent_app_date] => 2008-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 12625
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0283/20080283860.pdf
[firstpage_image] =>[orig_patent_app_number] => 12155326
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/155326 | Light emitting device | Jun 1, 2008 | Abandoned |
Array
(
[id] => 4457600
[patent_doc_number] => 07893467
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-02-22
[patent_title] => 'Silicon carbide semiconductor device having junction barrier Schottky diode'
[patent_app_type] => utility
[patent_app_number] => 12/153825
[patent_app_country] => US
[patent_app_date] => 2008-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 5054
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 409
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/893/07893467.pdf
[firstpage_image] =>[orig_patent_app_number] => 12153825
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/153825 | Silicon carbide semiconductor device having junction barrier Schottky diode | May 26, 2008 | Issued |
Array
(
[id] => 4778975
[patent_doc_number] => 20080286973
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-20
[patent_title] => 'METHOD FOR FORMING SEMICONDUCTOR FINE-PITCH PATTERN'
[patent_app_type] => utility
[patent_app_number] => 12/121967
[patent_app_country] => US
[patent_app_date] => 2008-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1519
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0286/20080286973.pdf
[firstpage_image] =>[orig_patent_app_number] => 12121967
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/121967 | Method for forming semiconductor fine-pitch pattern | May 15, 2008 | Issued |
Array
(
[id] => 4676303
[patent_doc_number] => 20080213933
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-09-04
[patent_title] => 'METHODS OF FABRICATING A LARGE AREA TRANSDUCER ARRAY'
[patent_app_type] => utility
[patent_app_number] => 12/117608
[patent_app_country] => US
[patent_app_date] => 2008-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4663
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0213/20080213933.pdf
[firstpage_image] =>[orig_patent_app_number] => 12117608
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/117608 | Methods of fabricating a large area transducer array | May 7, 2008 | Issued |
Array
(
[id] => 5288060
[patent_doc_number] => 20090020790
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-22
[patent_title] => 'METHOD FOR FABRICATING POLYSILICON FILM, A GAS PHASE DEPOSITION APPARATUS AND AN ELECTRONIC DEVICE FORMED THEREBY'
[patent_app_type] => utility
[patent_app_number] => 12/116017
[patent_app_country] => US
[patent_app_date] => 2008-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2440
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0020/20090020790.pdf
[firstpage_image] =>[orig_patent_app_number] => 12116017
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/116017 | Method for fabricating polysilicon film | May 5, 2008 | Issued |
Array
(
[id] => 64923
[patent_doc_number] => 07759728
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-07-20
[patent_title] => 'Depletable cathode low charge storage diode'
[patent_app_type] => utility
[patent_app_number] => 12/115760
[patent_app_country] => US
[patent_app_date] => 2008-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 6514
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/759/07759728.pdf
[firstpage_image] =>[orig_patent_app_number] => 12115760
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/115760 | Depletable cathode low charge storage diode | May 5, 2008 | Issued |
Array
(
[id] => 4856401
[patent_doc_number] => 20080265251
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-30
[patent_title] => 'STRUCTURE AND METHOD FOR DETERMINING A DEFECT IN INTEGRATED CIRCUIT MANUFACTURING PROCESS'
[patent_app_type] => utility
[patent_app_number] => 12/110147
[patent_app_country] => US
[patent_app_date] => 2008-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 3177
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0265/20080265251.pdf
[firstpage_image] =>[orig_patent_app_number] => 12110147
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/110147 | Structure and method for determining a defect in integrated circuit manufacturing process | Apr 24, 2008 | Issued |
Array
(
[id] => 5495949
[patent_doc_number] => 20090263977
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-22
[patent_title] => 'SELECTIVE FUNCTIONALIZATION OF DOPED GROUP IV SURFACES USING LEWIS ACID/LEWIS BASE INTERACTION'
[patent_app_type] => utility
[patent_app_number] => 12/104028
[patent_app_country] => US
[patent_app_date] => 2008-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 7160
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0263/20090263977.pdf
[firstpage_image] =>[orig_patent_app_number] => 12104028
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/104028 | SELECTIVE FUNCTIONALIZATION OF DOPED GROUP IV SURFACES USING LEWIS ACID/LEWIS BASE INTERACTION | Apr 15, 2008 | Abandoned |
Array
(
[id] => 4723963
[patent_doc_number] => 20080203504
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-28
[patent_title] => 'Magneto-resistance transistor and method thereof'
[patent_app_type] => utility
[patent_app_number] => 12/081270
[patent_app_country] => US
[patent_app_date] => 2008-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4456
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0203/20080203504.pdf
[firstpage_image] =>[orig_patent_app_number] => 12081270
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/081270 | Magneto-resistance transistor and method thereof | Apr 13, 2008 | Abandoned |
Array
(
[id] => 4822095
[patent_doc_number] => 20080227251
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-09-18
[patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND PROCESS FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/102306
[patent_app_country] => US
[patent_app_date] => 2008-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 72
[patent_figures_cnt] => 72
[patent_no_of_words] => 20745
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0227/20080227251.pdf
[firstpage_image] =>[orig_patent_app_number] => 12102306
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/102306 | Semiconductor integrated circuit device and process for manufacturing the same | Apr 13, 2008 | Issued |
Array
(
[id] => 4810606
[patent_doc_number] => 20080191237
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-14
[patent_title] => 'SUBMOUNTS FOR SEMICONDUCTOR LIGHT EMITTING DEVICES AND METHODS OF FORMING PACKAGED LIGHT EMITTING DEVICES INCLUDING DISPENSED ENCAPSULANTS'
[patent_app_type] => utility
[patent_app_number] => 12/100647
[patent_app_country] => US
[patent_app_date] => 2008-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9471
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0191/20080191237.pdf
[firstpage_image] =>[orig_patent_app_number] => 12100647
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/100647 | Submounts for semiconductor light emitting devices and methods of forming packaged light emitting devices including dispensed encapsulants | Apr 9, 2008 | Issued |
Array
(
[id] => 5458347
[patent_doc_number] => 20090258499
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-15
[patent_title] => 'METHOD OF FORMING AT LEAST AN OPENING USING A TRI-LAYER STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 12/099788
[patent_app_country] => US
[patent_app_date] => 2008-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4135
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0258/20090258499.pdf
[firstpage_image] =>[orig_patent_app_number] => 12099788
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/099788 | Method of forming at least an opening using a tri-layer structure | Apr 8, 2008 | Issued |
Array
(
[id] => 4843304
[patent_doc_number] => 20080179712
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-31
[patent_title] => 'STRUCTURE AND METHOD TO FORM SEMICONDUCTOR-ON-PORES (SOP) FOR HIGH DEVICE PERFORMANCE AND LOW MANUFACTURING COST'
[patent_app_type] => utility
[patent_app_number] => 12/062164
[patent_app_country] => US
[patent_app_date] => 2008-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5208
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0179/20080179712.pdf
[firstpage_image] =>[orig_patent_app_number] => 12062164
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/062164 | Structure and method to form semiconductor-on-pores (SOP) for high device performance and low manufacturing cost | Apr 2, 2008 | Issued |
Array
(
[id] => 8214022
[patent_doc_number] => 08193048
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-06-05
[patent_title] => 'Semiconductor device and method of manufacturing a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/061367
[patent_app_country] => US
[patent_app_date] => 2008-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 26
[patent_no_of_words] => 4382
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/193/08193048.pdf
[firstpage_image] =>[orig_patent_app_number] => 12061367
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/061367 | Semiconductor device and method of manufacturing a semiconductor device | Apr 1, 2008 | Issued |
Array
(
[id] => 4451640
[patent_doc_number] => 07964965
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-06-21
[patent_title] => 'Forming thick metal interconnect structures for integrated circuits'
[patent_app_type] => utility
[patent_app_number] => 12/059000
[patent_app_country] => US
[patent_app_date] => 2008-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 4468
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/964/07964965.pdf
[firstpage_image] =>[orig_patent_app_number] => 12059000
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/059000 | Forming thick metal interconnect structures for integrated circuits | Mar 30, 2008 | Issued |