
Suchin Parihar
Examiner (ID: 4041, Phone: (571)272-6210 , Office: P/2851 )
| Most Active Art Unit | 2851 |
| Art Unit(s) | 2825, 2851, 2872 |
| Total Applications | 1418 |
| Issued Applications | 1198 |
| Pending Applications | 84 |
| Abandoned Applications | 154 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19647098
[patent_doc_number] => 20240421618
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-19
[patent_title] => Near-Field Antenna for Wireless Power Transmission with Antenna Elements that Follow Meandering Patterns
[patent_app_type] => utility
[patent_app_number] => 18/402626
[patent_app_country] => US
[patent_app_date] => 2024-01-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 46150
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18402626
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/402626 | Near-Field Antenna for Wireless Power Transmission with Antenna Elements that Follow Meandering Patterns | Jan 1, 2024 | Abandoned |
Array
(
[id] => 19841871
[patent_doc_number] => 12254261
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-18
[patent_title] => Method of designing an integrated circuit and system for designing integrated circuit
[patent_app_type] => utility
[patent_app_number] => 18/545268
[patent_app_country] => US
[patent_app_date] => 2023-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 7873
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18545268
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/545268 | Method of designing an integrated circuit and system for designing integrated circuit | Dec 18, 2023 | Issued |
Array
(
[id] => 19552221
[patent_doc_number] => 12135930
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-05
[patent_title] => Integrated circuit layout generation method and system
[patent_app_type] => utility
[patent_app_number] => 18/519405
[patent_app_country] => US
[patent_app_date] => 2023-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 10515
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18519405
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/519405 | Integrated circuit layout generation method and system | Nov 26, 2023 | Issued |
Array
(
[id] => 19732813
[patent_doc_number] => 12210811
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-28
[patent_title] => Layout context-based cell timing characterization
[patent_app_type] => utility
[patent_app_number] => 18/518450
[patent_app_country] => US
[patent_app_date] => 2023-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 10119
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18518450
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/518450 | Layout context-based cell timing characterization | Nov 22, 2023 | Issued |
Array
(
[id] => 19170278
[patent_doc_number] => 20240156252
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-16
[patent_title] => PORTABLY SUSPENDED RETRACTABLE SHELF
[patent_app_type] => utility
[patent_app_number] => 18/382227
[patent_app_country] => US
[patent_app_date] => 2023-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17670
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18382227
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/382227 | PORTABLY SUSPENDED RETRACTABLE SHELF | Oct 19, 2023 | Pending |
Array
(
[id] => 19053592
[patent_doc_number] => 20240095561
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-21
[patent_title] => Three Qubit Entangling Gate Through Two-Local Hamiltonian Control
[patent_app_type] => utility
[patent_app_number] => 18/481109
[patent_app_country] => US
[patent_app_date] => 2023-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10666
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18481109
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/481109 | Three qubit entangling gate through two-local Hamiltonian control | Oct 3, 2023 | Issued |
Array
(
[id] => 19879002
[patent_doc_number] => 20250111259
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-03
[patent_title] => PARAMETRIC FLUORESCENT READOUT FOR SUPERCONDUCTING QUBITS
[patent_app_type] => utility
[patent_app_number] => 18/476673
[patent_app_country] => US
[patent_app_date] => 2023-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5598
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18476673
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/476673 | PARAMETRIC FLUORESCENT READOUT FOR SUPERCONDUCTING QUBITS | Sep 27, 2023 | Pending |
Array
(
[id] => 18896567
[patent_doc_number] => 20240012052
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-11
[patent_title] => MACRO MODEL OF A SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, A CIRCUIT DESIGN SIMULATION PROGRAM, AND A CIRCUIT DESIGN SIMULATOR
[patent_app_type] => utility
[patent_app_number] => 18/474372
[patent_app_country] => US
[patent_app_date] => 2023-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5309
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18474372
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/474372 | MACRO MODEL OF A SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, A CIRCUIT DESIGN SIMULATION PROGRAM, AND A CIRCUIT DESIGN SIMULATOR | Sep 25, 2023 | Pending |
Array
(
[id] => 19732812
[patent_doc_number] => 12210810
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-28
[patent_title] => System and method for predicting performance, power and area behavior of soft IP components in integrated circuit design
[patent_app_type] => utility
[patent_app_number] => 18/244982
[patent_app_country] => US
[patent_app_date] => 2023-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3662
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18244982
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/244982 | System and method for predicting performance, power and area behavior of soft IP components in integrated circuit design | Sep 11, 2023 | Issued |
Array
(
[id] => 19036782
[patent_doc_number] => 20240086597
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-14
[patent_title] => GENERATION AND UTILIZATION OF VIRTUAL FEATURES FOR PROCESS MODELING
[patent_app_type] => utility
[patent_app_number] => 18/244787
[patent_app_country] => US
[patent_app_date] => 2023-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19926
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18244787
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/244787 | GENERATION AND UTILIZATION OF VIRTUAL FEATURES FOR PROCESS MODELING | Sep 10, 2023 | Pending |
Array
(
[id] => 19144945
[patent_doc_number] => 20240143881
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => METHODOLOGY TO INTEGRATE SYNCHRONOUS DOUBLE-CLOCK LATCHES INTO THE DESIGN-FOR-TEST CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 18/358449
[patent_app_country] => US
[patent_app_date] => 2023-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1907
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 316
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18358449
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/358449 | METHODOLOGY TO INTEGRATE SYNCHRONOUS DOUBLE-CLOCK LATCHES INTO THE DESIGN-FOR-TEST CIRCUITS | Jul 24, 2023 | Pending |
Array
(
[id] => 18896563
[patent_doc_number] => 20240012048
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-11
[patent_title] => IP CORE TESTING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 18/347625
[patent_app_country] => US
[patent_app_date] => 2023-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4641
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18347625
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/347625 | IP CORE TESTING APPARATUS | Jul 5, 2023 | Pending |
Array
(
[id] => 18711579
[patent_doc_number] => 20230334208
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-19
[patent_title] => METAL CUT OPTIMIZATION FOR STANDARD CELLS
[patent_app_type] => utility
[patent_app_number] => 18/341545
[patent_app_country] => US
[patent_app_date] => 2023-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7566
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18341545
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/341545 | Metal cut optimization for standard cells | Jun 25, 2023 | Issued |
Array
(
[id] => 19616806
[patent_doc_number] => 20240402486
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => SIGNAL PROPAGATION SIMULATION TOOL INCLUDING VIRTUAL OPTICAL PROBING AND/OR BIDIRECTIONAL SIMULATION
[patent_app_type] => utility
[patent_app_number] => 18/325233
[patent_app_country] => US
[patent_app_date] => 2023-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8688
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18325233
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/325233 | SIGNAL PROPAGATION SIMULATION TOOL INCLUDING VIRTUAL OPTICAL PROBING AND/OR BIDIRECTIONAL SIMULATION | May 29, 2023 | Pending |
Array
(
[id] => 19603573
[patent_doc_number] => 20240394453
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-28
[patent_title] => GLOBAL PLACEMENT OF CIRCUIT DESIGNS USING A CALIBRATED SIMPLE TIMER
[patent_app_type] => utility
[patent_app_number] => 18/202465
[patent_app_country] => US
[patent_app_date] => 2023-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3903
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18202465
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/202465 | GLOBAL PLACEMENT OF CIRCUIT DESIGNS USING A CALIBRATED SIMPLE TIMER | May 25, 2023 | Pending |
Array
(
[id] => 18813370
[patent_doc_number] => 20230387707
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => STACKABLE BATTERY MAINTENANCE SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/324382
[patent_app_country] => US
[patent_app_date] => 2023-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16877
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18324382
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/324382 | STACKABLE BATTERY MAINTENANCE SYSTEM | May 25, 2023 | Pending |
Array
(
[id] => 18630751
[patent_doc_number] => 20230289646
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-14
[patent_title] => QUANTUM CHIP AND QUANTUM COMPUTER
[patent_app_type] => utility
[patent_app_number] => 18/321851
[patent_app_country] => US
[patent_app_date] => 2023-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7364
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18321851
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/321851 | QUANTUM CHIP AND QUANTUM COMPUTER | May 22, 2023 | Pending |
Array
(
[id] => 18811158
[patent_doc_number] => 20230385494
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => SYSTEM AND METHOD FOR SEMICONDUCTOR DEVICE COMPACT MODELING USING MULTIPLE SPECIALIZED ARTIFICIAL NEURAL NETWORKS FOR EACH SEMICONDUCTOR DEVICE OPERATION REGION
[patent_app_type] => utility
[patent_app_number] => 18/320809
[patent_app_country] => US
[patent_app_date] => 2023-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8993
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18320809
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/320809 | SYSTEM AND METHOD FOR SEMICONDUCTOR DEVICE COMPACT MODELING USING MULTIPLE SPECIALIZED ARTIFICIAL NEURAL NETWORKS FOR EACH SEMICONDUCTOR DEVICE OPERATION REGION | May 18, 2023 | Pending |
Array
(
[id] => 18632304
[patent_doc_number] => 20230291214
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-14
[patent_title] => REFERENCE JIG
[patent_app_type] => utility
[patent_app_number] => 18/320258
[patent_app_country] => US
[patent_app_date] => 2023-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6532
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -2
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18320258
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/320258 | Reference jig | May 18, 2023 | Issued |
Array
(
[id] => 18927735
[patent_doc_number] => 20240030739
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-25
[patent_title] => NEAR-FIELD WIRELESS POWER TRANSMISSION TECHNIQUES
[patent_app_type] => utility
[patent_app_number] => 18/318660
[patent_app_country] => US
[patent_app_date] => 2023-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20535
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18318660
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/318660 | Near-field wireless power transmission techniques | May 15, 2023 | Issued |