
Suchin Parihar
Examiner (ID: 4481)
| Most Active Art Unit | 2851 |
| Art Unit(s) | 2825, 2851, 2872 |
| Total Applications | 1385 |
| Issued Applications | 1167 |
| Pending Applications | 109 |
| Abandoned Applications | 148 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10509035
[patent_doc_number] => 09236913
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-01-12
[patent_title] => 'Non-contact charger system, control device, wireless communication device, and non-contact charging device'
[patent_app_type] => utility
[patent_app_number] => 13/981710
[patent_app_country] => US
[patent_app_date] => 2012-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 4810
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13981710
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/981710 | Non-contact charger system, control device, wireless communication device, and non-contact charging device | Jan 30, 2012 | Issued |
Array
(
[id] => 8667684
[patent_doc_number] => 08381157
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-19
[patent_title] => 'Semiconductor device, adjustment method thereof and data processing system'
[patent_app_type] => utility
[patent_app_number] => 13/361864
[patent_app_country] => US
[patent_app_date] => 2012-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 24
[patent_no_of_words] => 17897
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 389
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13361864
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/361864 | Semiconductor device, adjustment method thereof and data processing system | Jan 29, 2012 | Issued |
Array
(
[id] => 8595017
[patent_doc_number] => 08352900
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-01-08
[patent_title] => 'Analytic experimental estimator for impact of voltage-overshoot of voltage waveform on dielectric failure/breakdown'
[patent_app_type] => utility
[patent_app_number] => 13/356681
[patent_app_country] => US
[patent_app_date] => 2012-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 5789
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13356681
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/356681 | Analytic experimental estimator for impact of voltage-overshoot of voltage waveform on dielectric failure/breakdown | Jan 23, 2012 | Issued |
Array
(
[id] => 8849426
[patent_doc_number] => 08458626
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-06-04
[patent_title] => 'Method for calibrating an SRAF printing model'
[patent_app_type] => utility
[patent_app_number] => 13/354481
[patent_app_country] => US
[patent_app_date] => 2012-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 13988
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13354481
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/354481 | Method for calibrating an SRAF printing model | Jan 19, 2012 | Issued |
Array
(
[id] => 8899607
[patent_doc_number] => 08479141
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-07-02
[patent_title] => 'Automation using spine routing'
[patent_app_type] => utility
[patent_app_number] => 13/352232
[patent_app_country] => US
[patent_app_date] => 2012-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 21
[patent_no_of_words] => 9530
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13352232
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/352232 | Automation using spine routing | Jan 16, 2012 | Issued |
Array
(
[id] => 8752261
[patent_doc_number] => 08418105
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-04-09
[patent_title] => 'Methods for pattern matching in a double patterning technology-compliant physical design flow'
[patent_app_type] => utility
[patent_app_number] => 13/349412
[patent_app_country] => US
[patent_app_date] => 2012-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 3176
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 253
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13349412
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/349412 | Methods for pattern matching in a double patterning technology-compliant physical design flow | Jan 11, 2012 | Issued |
Array
(
[id] => 8325982
[patent_doc_number] => 20120198393
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-02
[patent_title] => 'LITHOGRAPHY VERIFICATION APPARATUS AND LITHOGRAPHY SIMULATION PROGRAM'
[patent_app_type] => utility
[patent_app_number] => 13/348431
[patent_app_country] => US
[patent_app_date] => 2012-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 10687
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13348431
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/348431 | Lithography verification apparatus and lithography simulation program | Jan 10, 2012 | Issued |
Array
(
[id] => 8935817
[patent_doc_number] => 08495539
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-07-23
[patent_title] => 'Scheduling processes in simulation of a circuit design'
[patent_app_type] => utility
[patent_app_number] => 13/347301
[patent_app_country] => US
[patent_app_date] => 2012-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3579
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13347301
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/347301 | Scheduling processes in simulation of a circuit design | Jan 9, 2012 | Issued |
Array
(
[id] => 8176982
[patent_doc_number] => 20120110539
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-03
[patent_title] => 'Automatically Routing Nets with Variable Spacing'
[patent_app_type] => utility
[patent_app_number] => 13/346491
[patent_app_country] => US
[patent_app_date] => 2012-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 14463
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0110/20120110539.pdf
[firstpage_image] =>[orig_patent_app_number] => 13346491
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/346491 | Automatically routing nets with variable spacing | Jan 8, 2012 | Issued |
Array
(
[id] => 8878904
[patent_doc_number] => 08473889
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-25
[patent_title] => 'Routing storage structure based on directional grid points and routing method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/342102
[patent_app_country] => US
[patent_app_date] => 2012-01-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 4519
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13342102
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/342102 | Routing storage structure based on directional grid points and routing method thereof | Dec 31, 2011 | Issued |
Array
(
[id] => 8333260
[patent_doc_number] => 20120199973
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-09
[patent_title] => 'INTERCHANGEABLE CONNECTION ARRAYS FOR DOUBLE-SIDED DIMM PLACEMENT'
[patent_app_type] => utility
[patent_app_number] => 13/339525
[patent_app_country] => US
[patent_app_date] => 2011-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2679
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13339525
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/339525 | Interchangeable connection arrays for double-sided DIMM placement | Dec 28, 2011 | Issued |
Array
(
[id] => 9118693
[patent_doc_number] => 20130285615
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-31
[patent_title] => 'MODULE FOR CONVERTING VOLTAGE BETWEEN A HIGH-VOLTAGE ELECTRICAL NETWORK OF AN AIRCRAFT AND AN ENERGY STORAGE ELEMENT'
[patent_app_type] => utility
[patent_app_number] => 13/976215
[patent_app_country] => US
[patent_app_date] => 2011-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6311
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13976215
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/976215 | Module for converting voltage between a high-voltage electrical network of an aircraft and an energy storage element | Dec 21, 2011 | Issued |
Array
(
[id] => 8893912
[patent_doc_number] => 20130167096
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-27
[patent_title] => 'LOCATION AND TIMING WINDOW BASED DECOUPLING CAPACITOR EVAULATION TOOL AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/334542
[patent_app_country] => US
[patent_app_date] => 2011-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6031
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13334542
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/334542 | LOCATION AND TIMING WINDOW BASED DECOUPLING CAPACITOR EVAULATION TOOL AND METHOD | Dec 21, 2011 | Abandoned |
Array
(
[id] => 8372592
[patent_doc_number] => 20120221989
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-30
[patent_title] => 'ELECTRONIC DEVICE AND METHOD OF AUTOMATICALLY TESTING TRANSMISSION LINES'
[patent_app_type] => utility
[patent_app_number] => 13/326652
[patent_app_country] => US
[patent_app_date] => 2011-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1532
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13326652
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/326652 | Electronic device and method of automatically testing transmission lines | Dec 14, 2011 | Issued |
Array
(
[id] => 8912527
[patent_doc_number] => 08484604
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-09
[patent_title] => 'Constructing a clock tree for an integrated circuit design'
[patent_app_type] => utility
[patent_app_number] => 13/325102
[patent_app_country] => US
[patent_app_date] => 2011-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6954
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13325102
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/325102 | Constructing a clock tree for an integrated circuit design | Dec 13, 2011 | Issued |
Array
(
[id] => 8855658
[patent_doc_number] => 20130145333
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-06
[patent_title] => 'STATISTICAL CLOCK CYCLE COMPUTATION'
[patent_app_type] => utility
[patent_app_number] => 13/311832
[patent_app_country] => US
[patent_app_date] => 2011-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7749
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13311832
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/311832 | Statistical clock cycle computation | Dec 5, 2011 | Issued |
Array
(
[id] => 9105081
[patent_doc_number] => 20130278212
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-24
[patent_title] => 'NON-CONTACT CHARGING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/976169
[patent_app_country] => US
[patent_app_date] => 2011-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 16694
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13976169
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/976169 | Non-contact charging device | Nov 15, 2011 | Issued |
Array
(
[id] => 9049394
[patent_doc_number] => 08543952
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-24
[patent_title] => 'Method and apparatus for thermal analysis of through-silicon via (TSV)'
[patent_app_type] => utility
[patent_app_number] => 13/290047
[patent_app_country] => US
[patent_app_date] => 2011-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 44
[patent_figures_cnt] => 48
[patent_no_of_words] => 17931
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13290047
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/290047 | Method and apparatus for thermal analysis of through-silicon via (TSV) | Nov 3, 2011 | Issued |
Array
(
[id] => 9316882
[patent_doc_number] => 20140049220
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-02-20
[patent_title] => 'Alternating Current Digital Universal Charger'
[patent_app_type] => utility
[patent_app_number] => 13/979590
[patent_app_country] => US
[patent_app_date] => 2011-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2720
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13979590
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/979590 | Alternating current digital universal charger | Nov 2, 2011 | Issued |
Array
(
[id] => 8219420
[patent_doc_number] => 20120134193
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-31
[patent_title] => 'SEMICONDUCTOR DEVICE HAVING PLURAL MEMORY CHIP'
[patent_app_type] => utility
[patent_app_number] => 13/288631
[patent_app_country] => US
[patent_app_date] => 2011-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 6579
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13288631
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/288631 | Semiconductor device having plural memory chip | Nov 2, 2011 | Issued |