Suchin Parihar

Array ( [id] => 280198 [patent_doc_number] => 07559042 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-07-07 [patent_title] => 'Layout evaluating apparatus' [patent_app_type] => utility [patent_app_number] => 11/560484 [patent_app_country] => US [patent_app_date] => 2006-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 7037 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 280 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/559/07559042.pdf [firstpage_image] =>[orig_patent_app_number] => 11560484 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5097215 [patent_doc_number] => 20070118824 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-24 [patent_title] => 'METHODS, SYSTEMS, AND COMPUTER PROGRAM PRODUCTS FOR IMPROVING YIELD IN INTEGRATED CIRCUIT DEVICE FABRICATION AND RELATED DEVICES' [patent_app_type] => utility [patent_app_number] => 11/560006 [patent_app_country] => US [patent_app_date] => 2006-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 8403 [patent_no_of_claims] => 58 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0118/20070118824.pdf [firstpage_image] =>[orig_patent_app_number] => 11560006 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5226773 [patent_doc_number] => 20070256040 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-11-01 [patent_title] => 'CRITICAL AREA COMPUTATION OF COMPOSITE FAULT MECHANISMS USING VORONOI DIAGRAMS' [patent_app_type] => utility [patent_app_number] => 11/538913 [patent_app_country] => US [patent_app_date] => 2006-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4170 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0256/20070256040.pdf [firstpage_image] =>[orig_patent_app_number] => 11538913 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7692803 [patent_doc_number] => 20070016883 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-18 [patent_title] => 'Clock Gating Circuit' [patent_app_type] => utility [patent_app_number] => 11/533497 [patent_app_country] => US [patent_app_date] => 2006-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2984 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0016/20070016883.pdf [firstpage_image] =>[orig_patent_app_number] => 11533497 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4578100 [patent_doc_number] => 07823113 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-10-26 [patent_title] => 'Automatic integrated circuit routing using spines' [patent_app_type] => utility [patent_app_number] => 11/530613 [patent_app_country] => US [patent_app_date] => 2006-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 21 [patent_no_of_words] => 9478 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 262 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/823/07823113.pdf [firstpage_image] =>[orig_patent_app_number] => 11530613 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6302837 [patent_doc_number] => 20100162185 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-24 [patent_title] => 'ELECTRONIC CIRCUIT DESIGN' [patent_app_type] => utility [patent_app_number] => 12/063501 [patent_app_country] => US [patent_app_date] => 2006-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 14439 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0162/20100162185.pdf [firstpage_image] =>[orig_patent_app_number] => 12063501 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17596 [patent_doc_number] => 07805686 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-09-28 [patent_title] => 'Methods to generate state space models by closed forms for general interconnect and transmission lines, trees and nets, and their model reduction and simulations' [patent_app_type] => utility [patent_app_number] => 11/500613 [patent_app_country] => US [patent_app_date] => 2006-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 11456 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/805/07805686.pdf [firstpage_image] =>[orig_patent_app_number] => 11500613 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 245207 [patent_doc_number] => 07590951 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-09-15 [patent_title] => 'Plug-in component-based dependency management for partitions within an incremental implementation flow' [patent_app_type] => utility [patent_app_number] => 11/500525 [patent_app_country] => US [patent_app_date] => 2006-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 6440 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/590/07590951.pdf [firstpage_image] =>[orig_patent_app_number] => 11500525 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5006672 [patent_doc_number] => 20070204245 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-30 [patent_title] => 'Method for accelerating the RC extraction in integrated circuit designs' [patent_app_type] => utility [patent_app_number] => 11/500727 [patent_app_country] => US [patent_app_date] => 2006-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2638 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0204/20070204245.pdf [firstpage_image] =>[orig_patent_app_number] => 11500727 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4690160 [patent_doc_number] => 20080034341 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-02-07 [patent_title] => 'Methods and computer readable media implementing a modified routing grid to increase routing densities of customizable logic array devices' [patent_app_type] => utility [patent_app_number] => 11/499913 [patent_app_country] => US [patent_app_date] => 2006-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 5659 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0034/20080034341.pdf [firstpage_image] =>[orig_patent_app_number] => 11499913 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 137343 [patent_doc_number] => 07698662 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-04-13 [patent_title] => 'System and method for proxied evaluation of PCells' [patent_app_type] => utility [patent_app_number] => 11/490678 [patent_app_country] => US [patent_app_date] => 2006-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 6202 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/698/07698662.pdf [firstpage_image] =>[orig_patent_app_number] => 11490678 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 206786 [patent_doc_number] => 07634743 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-12-15 [patent_title] => 'Method for updating a placed and routed netlist' [patent_app_type] => utility [patent_app_number] => 11/490668 [patent_app_country] => US [patent_app_date] => 2006-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 4032 [patent_no_of_claims] => 57 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/634/07634743.pdf [firstpage_image] =>[orig_patent_app_number] => 11490668 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 329776 [patent_doc_number] => 07516437 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-04-07 [patent_title] => 'Skew-driven routing for networks' [patent_app_type] => utility [patent_app_number] => 11/490670 [patent_app_country] => US [patent_app_date] => 2006-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 3408 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/516/07516437.pdf [firstpage_image] =>[orig_patent_app_number] => 11490670 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 810193 [patent_doc_number] => 07421673 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-09-02 [patent_title] => 'Design checks for signal lines' [patent_app_type] => utility [patent_app_number] => 11/485603 [patent_app_country] => US [patent_app_date] => 2006-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 17 [patent_no_of_words] => 4212 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/421/07421673.pdf [firstpage_image] =>[orig_patent_app_number] => 11485603 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5663222 [patent_doc_number] => 20060253818 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-09 [patent_title] => 'Design checks for signal lines' [patent_app_type] => utility [patent_app_number] => 11/485598 [patent_app_country] => US [patent_app_date] => 2006-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 4180 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0253/20060253818.pdf [firstpage_image] =>[orig_patent_app_number] => 11485598 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5663221 [patent_doc_number] => 20060253817 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-09 [patent_title] => 'Checks for signal lines' [patent_app_type] => utility [patent_app_number] => 11/485154 [patent_app_country] => US [patent_app_date] => 2006-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 4180 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0253/20060253817.pdf [firstpage_image] =>[orig_patent_app_number] => 11485154 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4996296 [patent_doc_number] => 20070011641 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-11 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => utility [patent_app_number] => 11/482792 [patent_app_country] => US [patent_app_date] => 2006-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 4624 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0011/20070011641.pdf [firstpage_image] =>[orig_patent_app_number] => 11482792 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 97119 [patent_doc_number] => 07735027 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-06-08 [patent_title] => 'Alignment of product representations' [patent_app_type] => utility [patent_app_number] => 11/482533 [patent_app_country] => US [patent_app_date] => 2006-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 6160 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/735/07735027.pdf [firstpage_image] =>[orig_patent_app_number] => 11482533 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 362960 [patent_doc_number] => 07487479 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-02-03 [patent_title] => 'Systematic approach for applying recommended rules on a circuit layout' [patent_app_type] => utility [patent_app_number] => 11/482355 [patent_app_country] => US [patent_app_date] => 2006-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 6297 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/487/07487479.pdf [firstpage_image] =>[orig_patent_app_number] => 11482355 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4447685 [patent_doc_number] => 07930659 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-04-19 [patent_title] => 'Software verification' [patent_app_type] => utility [patent_app_number] => 11/422069 [patent_app_country] => US [patent_app_date] => 2006-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 14483 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/930/07930659.pdf [firstpage_image] =>[orig_patent_app_number] => 11422069 [rel_patent_id] =>[rel_patent_doc_number] =>)