Suchin Parihar

Array ( [id] => 4590127 [patent_doc_number] => 07861190 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-12-28 [patent_title] => 'Power-driven timing analysis and placement for programmable logic' [patent_app_type] => utility [patent_app_number] => 10/907049 [patent_app_country] => US [patent_app_date] => 2005-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 6142 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/861/07861190.pdf [firstpage_image] =>[orig_patent_app_number] => 10907049 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7108441 [patent_doc_number] => 20050205894 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-22 [patent_title] => 'Method for variability constraints in design of integrated circuits especially digital circuits which includes timing closure upon placement and routing of digital circuit or network' [patent_app_type] => utility [patent_app_number] => 11/080456 [patent_app_country] => US [patent_app_date] => 2005-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4546 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0205/20050205894.pdf [firstpage_image] =>[orig_patent_app_number] => 11080456 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 396973 [patent_doc_number] => 07299438 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-11-20 [patent_title] => 'Method and apparatus for verifying semiconductor integrated circuits' [patent_app_type] => utility [patent_app_number] => 11/080555 [patent_app_country] => US [patent_app_date] => 2005-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 32 [patent_no_of_words] => 9607 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/299/07299438.pdf [firstpage_image] =>[orig_patent_app_number] => 11080555 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 313476 [patent_doc_number] => 07530044 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-05-05 [patent_title] => 'Method for manufacturing a programmable system in package' [patent_app_type] => utility [patent_app_number] => 11/081820 [patent_app_country] => US [patent_app_date] => 2005-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 5482 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/530/07530044.pdf [firstpage_image] =>[orig_patent_app_number] => 11081820 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 379207 [patent_doc_number] => 07313780 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-12-25 [patent_title] => 'System and method for designing semiconductor photomasks' [patent_app_type] => utility [patent_app_number] => 11/078820 [patent_app_country] => US [patent_app_date] => 2005-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 4518 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/313/07313780.pdf [firstpage_image] =>[orig_patent_app_number] => 11078820 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7165067 [patent_doc_number] => 20050201134 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-15 [patent_title] => 'Memory component with asymmetrical contact row' [patent_app_type] => utility [patent_app_number] => 11/070281 [patent_app_country] => US [patent_app_date] => 2005-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3690 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0201/20050201134.pdf [firstpage_image] =>[orig_patent_app_number] => 11070281 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5684519 [patent_doc_number] => 20060200789 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-09-07 [patent_title] => 'Connectivity verification of IC (integrated circuit) mask layout database versus IC schematic; LVS check, (LVS: IC layout versus IC schematic) via the internet method and computer software' [patent_app_type] => utility [patent_app_number] => 11/071020 [patent_app_country] => US [patent_app_date] => 2005-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2094 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0200/20060200789.pdf [firstpage_image] =>[orig_patent_app_number] => 11071020 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5682817 [patent_doc_number] => 20060199087 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-09-07 [patent_title] => 'Method of making an integrated circuit by modifying a design layout by accounting for a parameter that varies based on a location within an exposure field' [patent_app_type] => utility [patent_app_number] => 11/071809 [patent_app_country] => US [patent_app_date] => 2005-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4919 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0199/20060199087.pdf [firstpage_image] =>[orig_patent_app_number] => 11071809 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5620689 [patent_doc_number] => 20060190223 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-24 [patent_title] => 'SAMPLE PROBABILITY OF FAULT FUNCTION DETERMINATION USING CRITICAL DEFECT SIZE MAP' [patent_app_type] => utility [patent_app_number] => 10/906549 [patent_app_country] => US [patent_app_date] => 2005-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 7742 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0190/20060190223.pdf [firstpage_image] =>[orig_patent_app_number] => 10906549 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5621356 [patent_doc_number] => 20060190891 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-24 [patent_title] => 'METHOD FOR PLACING PROBING PAD AND COMPUTER READABLE RECORDING MEDIUM FOR STORING PROGRAM THEREOF' [patent_app_type] => utility [patent_app_number] => 10/906009 [patent_app_country] => US [patent_app_date] => 2005-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2907 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0190/20060190891.pdf [firstpage_image] =>[orig_patent_app_number] => 10906009 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5905611 [patent_doc_number] => 20060047451 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-02 [patent_title] => 'Apparatus and method for circuit diagram display, and computer product' [patent_app_type] => utility [patent_app_number] => 11/022969 [patent_app_country] => US [patent_app_date] => 2004-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 10780 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0047/20060047451.pdf [firstpage_image] =>[orig_patent_app_number] => 11022969 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 453628 [patent_doc_number] => 07251801 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-07-31 [patent_title] => 'Method of designing circuit board' [patent_app_type] => utility [patent_app_number] => 11/019156 [patent_app_country] => US [patent_app_date] => 2004-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 34 [patent_no_of_words] => 7555 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/251/07251801.pdf [firstpage_image] =>[orig_patent_app_number] => 11019156 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5646453 [patent_doc_number] => 20060132185 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-22 [patent_title] => 'Clock gating circuit' [patent_app_type] => utility [patent_app_number] => 11/018796 [patent_app_country] => US [patent_app_date] => 2004-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2983 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0132/20060132185.pdf [firstpage_image] =>[orig_patent_app_number] => 11018796 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 832758 [patent_doc_number] => 07401307 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-07-15 [patent_title] => 'Slack sensitivity to parameter variation based timing analysis' [patent_app_type] => utility [patent_app_number] => 10/904309 [patent_app_country] => US [patent_app_date] => 2004-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5182 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 230 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/401/07401307.pdf [firstpage_image] =>[orig_patent_app_number] => 10904309 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5809525 [patent_doc_number] => 20060095881 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-05-04 [patent_title] => 'Power pad synthesizer for an integrated circuit design' [patent_app_type] => utility [patent_app_number] => 10/976719 [patent_app_country] => US [patent_app_date] => 2004-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 8470 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0095/20060095881.pdf [firstpage_image] =>[orig_patent_app_number] => 10976719 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 379206 [patent_doc_number] => 07313779 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-12-25 [patent_title] => 'Method and system for tiling a bias design to facilitate efficient design rule checking' [patent_app_type] => utility [patent_app_number] => 10/964409 [patent_app_country] => US [patent_app_date] => 2004-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2711 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/313/07313779.pdf [firstpage_image] =>[orig_patent_app_number] => 10964409 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 473064 [patent_doc_number] => 07234120 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-06-19 [patent_title] => 'Fault isolation in a programmable logic device' [patent_app_type] => utility [patent_app_number] => 10/959389 [patent_app_country] => US [patent_app_date] => 2004-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4045 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/234/07234120.pdf [firstpage_image] =>[orig_patent_app_number] => 10959389 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7595665 [patent_doc_number] => 07620917 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-11-17 [patent_title] => 'Methods and apparatuses for automated circuit design' [patent_app_type] => utility [patent_app_number] => 10/958899 [patent_app_country] => US [patent_app_date] => 2004-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 8240 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/620/07620917.pdf [firstpage_image] =>[orig_patent_app_number] => 10958899 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 514092 [patent_doc_number] => 07207029 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-04-17 [patent_title] => 'Calculating etch proximity-correction using image-precision techniques' [patent_app_type] => utility [patent_app_number] => 10/955189 [patent_app_country] => US [patent_app_date] => 2004-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3055 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/207/07207029.pdf [firstpage_image] =>[orig_patent_app_number] => 10955189 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 820199 [patent_doc_number] => 07412671 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-08-12 [patent_title] => 'Apparatus and method for verifying an integrated circuit pattern' [patent_app_type] => utility [patent_app_number] => 10/948540 [patent_app_country] => US [patent_app_date] => 2004-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 22 [patent_no_of_words] => 4720 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/412/07412671.pdf [firstpage_image] =>[orig_patent_app_number] => 10948540 [rel_patent_id] =>[rel_patent_doc_number] =>)