
Sue Hagarman
Examiner (ID: 2208)
| Most Active Art Unit | 3406 |
| Art Unit(s) | 3406 |
| Total Applications | 337 |
| Issued Applications | 322 |
| Pending Applications | 0 |
| Abandoned Applications | 15 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5031722
[patent_doc_number] => 20070096261
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-03
[patent_title] => 'Semiconductor device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/512617
[patent_app_country] => US
[patent_app_date] => 2006-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3913
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0096/20070096261.pdf
[firstpage_image] =>[orig_patent_app_number] => 11512617
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/512617 | Semiconductor device and manufacturing method thereof | Aug 28, 2006 | Abandoned |
Array
(
[id] => 5031782
[patent_doc_number] => 20070096321
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-03
[patent_title] => 'Conformal lining layers for damascene metallization'
[patent_app_type] => utility
[patent_app_number] => 11/511877
[patent_app_country] => US
[patent_app_date] => 2006-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 10484
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0096/20070096321.pdf
[firstpage_image] =>[orig_patent_app_number] => 11511877
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/511877 | Conformal lining layers for damascene metallization | Aug 27, 2006 | Issued |
Array
(
[id] => 5602490
[patent_doc_number] => 20060292835
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-12-28
[patent_title] => 'Element fabrication substrate'
[patent_app_type] => utility
[patent_app_number] => 11/510745
[patent_app_country] => US
[patent_app_date] => 2006-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2274
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0292/20060292835.pdf
[firstpage_image] =>[orig_patent_app_number] => 11510745
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/510745 | Element fabrication substrate | Aug 27, 2006 | Issued |
Array
(
[id] => 211839
[patent_doc_number] => 07622745
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-11-24
[patent_title] => 'Epitaxial wafer for a semiconductor light emitting device, method for fabricating the same and semiconductor light emitting device'
[patent_app_type] => utility
[patent_app_number] => 11/505877
[patent_app_country] => US
[patent_app_date] => 2006-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5830
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/622/07622745.pdf
[firstpage_image] =>[orig_patent_app_number] => 11505877
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/505877 | Epitaxial wafer for a semiconductor light emitting device, method for fabricating the same and semiconductor light emitting device | Aug 17, 2006 | Issued |
Array
(
[id] => 168289
[patent_doc_number] => 07666797
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-02-23
[patent_title] => 'Methods for forming semiconductor constructions, and methods for selectively etching silicon nitride relative to conductive material'
[patent_app_type] => utility
[patent_app_number] => 11/506347
[patent_app_country] => US
[patent_app_date] => 2006-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 29
[patent_no_of_words] => 6486
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/666/07666797.pdf
[firstpage_image] =>[orig_patent_app_number] => 11506347
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/506347 | Methods for forming semiconductor constructions, and methods for selectively etching silicon nitride relative to conductive material | Aug 16, 2006 | Issued |
Array
(
[id] => 168250
[patent_doc_number] => 07666767
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-02-23
[patent_title] => 'Mask for sequential lateral solidification (SLS) process and a method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/495517
[patent_app_country] => US
[patent_app_date] => 2006-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 22
[patent_no_of_words] => 3033
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/666/07666767.pdf
[firstpage_image] =>[orig_patent_app_number] => 11495517
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/495517 | Mask for sequential lateral solidification (SLS) process and a method thereof | Jul 30, 2006 | Issued |
Array
(
[id] => 5145635
[patent_doc_number] => 20070045689
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-01
[patent_title] => 'Ferroelectric Structures Including Multilayer Lower Electrodes and Multilayer Upper Electrodes, and Methods of Manufacturing Same'
[patent_app_type] => utility
[patent_app_number] => 11/460177
[patent_app_country] => US
[patent_app_date] => 2006-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 19381
[patent_no_of_claims] => 46
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0045/20070045689.pdf
[firstpage_image] =>[orig_patent_app_number] => 11460177
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/460177 | Ferroelectric Structures Including Multilayer Lower Electrodes and Multilayer Upper Electrodes, and Methods of Manufacturing Same | Jul 25, 2006 | Abandoned |
Array
(
[id] => 5608681
[patent_doc_number] => 20060270197
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-30
[patent_title] => 'Compound semiconductor material and method for forming an active layer of a thin film transistor device'
[patent_app_type] => utility
[patent_app_number] => 11/489469
[patent_app_country] => US
[patent_app_date] => 2006-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2265
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0270/20060270197.pdf
[firstpage_image] =>[orig_patent_app_number] => 11489469
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/489469 | Compound semiconductor material and method for forming an active layer of a thin film transistor device | Jul 19, 2006 | Issued |
Array
(
[id] => 8351423
[patent_doc_number] => 08246749
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-08-21
[patent_title] => 'Substrate processing apparatus and semiconductor device producing method'
[patent_app_type] => utility
[patent_app_number] => 11/989488
[patent_app_country] => US
[patent_app_date] => 2006-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 8401
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11989488
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/989488 | Substrate processing apparatus and semiconductor device producing method | Jul 19, 2006 | Issued |
Array
(
[id] => 5605628
[patent_doc_number] => 20060267144
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-30
[patent_title] => 'Trench type buried on-chip precision programmable resistor'
[patent_app_type] => utility
[patent_app_number] => 11/481514
[patent_app_country] => US
[patent_app_date] => 2006-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4033
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0267/20060267144.pdf
[firstpage_image] =>[orig_patent_app_number] => 11481514
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/481514 | Trench type buried on-chip precision programmable resistor | Jul 5, 2006 | Issued |
Array
(
[id] => 232688
[patent_doc_number] => 07598113
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-10-06
[patent_title] => 'Phase change memory device and fabricating method therefor'
[patent_app_type] => utility
[patent_app_number] => 11/479497
[patent_app_country] => US
[patent_app_date] => 2006-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 58
[patent_no_of_words] => 6181
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/598/07598113.pdf
[firstpage_image] =>[orig_patent_app_number] => 11479497
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/479497 | Phase change memory device and fabricating method therefor | Jun 29, 2006 | Issued |
Array
(
[id] => 5188663
[patent_doc_number] => 20070166971
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-07-19
[patent_title] => 'MANUFACTURING OF SILICON STRUCTURES SMALLER THAN OPTICAL RESOLUTION LIMITS'
[patent_app_type] => utility
[patent_app_number] => 11/425364
[patent_app_country] => US
[patent_app_date] => 2006-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 2489
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0166/20070166971.pdf
[firstpage_image] =>[orig_patent_app_number] => 11425364
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/425364 | MANUFACTURING OF SILICON STRUCTURES SMALLER THAN OPTICAL RESOLUTION LIMITS | Jun 19, 2006 | Abandoned |
Array
(
[id] => 5859001
[patent_doc_number] => 20060228821
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-12
[patent_title] => 'Thin film transistor array panel for a liquid crystal display and a method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/451686
[patent_app_country] => US
[patent_app_date] => 2006-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 59
[patent_figures_cnt] => 59
[patent_no_of_words] => 15704
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0228/20060228821.pdf
[firstpage_image] =>[orig_patent_app_number] => 11451686
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/451686 | Thin film transistor array panel for a liquid crystal display and a method for manufacturing the same | Jun 12, 2006 | Abandoned |
Array
(
[id] => 63770
[patent_doc_number] => 07759228
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-07-20
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/449687
[patent_app_country] => US
[patent_app_date] => 2006-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 5229
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/759/07759228.pdf
[firstpage_image] =>[orig_patent_app_number] => 11449687
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/449687 | Semiconductor device and method of manufacturing the same | Jun 8, 2006 | Issued |
Array
(
[id] => 530021
[patent_doc_number] => 07183590
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-02-27
[patent_title] => 'Horizontal tram'
[patent_app_type] => utility
[patent_app_number] => 11/422560
[patent_app_country] => US
[patent_app_date] => 2006-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4035
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/183/07183590.pdf
[firstpage_image] =>[orig_patent_app_number] => 11422560
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/422560 | Horizontal tram | Jun 5, 2006 | Issued |
Array
(
[id] => 5323571
[patent_doc_number] => 20090061561
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-05
[patent_title] => 'METHOD OF PRODUCING ELECTRONIC APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 11/911847
[patent_app_country] => US
[patent_app_date] => 2006-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10523
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0061/20090061561.pdf
[firstpage_image] =>[orig_patent_app_number] => 11911847
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/911847 | Method of producing electronic apparatus | Apr 17, 2006 | Issued |
Array
(
[id] => 5125971
[patent_doc_number] => 20070238242
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-11
[patent_title] => 'Semiconductor structure and fabrication thereof'
[patent_app_type] => utility
[patent_app_number] => 11/400077
[patent_app_country] => US
[patent_app_date] => 2006-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4083
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0238/20070238242.pdf
[firstpage_image] =>[orig_patent_app_number] => 11400077
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/400077 | Semiconductor structure and fabrication thereof | Apr 5, 2006 | Issued |
Array
(
[id] => 5874645
[patent_doc_number] => 20060166518
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-07-27
[patent_title] => 'Subtractive-Additive Edge Defined Lithography'
[patent_app_type] => utility
[patent_app_number] => 11/308527
[patent_app_country] => US
[patent_app_date] => 2006-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3025
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0166/20060166518.pdf
[firstpage_image] =>[orig_patent_app_number] => 11308527
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/308527 | Subtractive-Additive Edge Defined Lithography | Apr 1, 2006 | Abandoned |
Array
(
[id] => 5874645
[patent_doc_number] => 20060166518
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-07-27
[patent_title] => 'Subtractive-Additive Edge Defined Lithography'
[patent_app_type] => utility
[patent_app_number] => 11/308527
[patent_app_country] => US
[patent_app_date] => 2006-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3025
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0166/20060166518.pdf
[firstpage_image] =>[orig_patent_app_number] => 11308527
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/308527 | Subtractive - Additive Edge Defined Lithography | Apr 1, 2006 | Abandoned |
Array
(
[id] => 292718
[patent_doc_number] => 07545012
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-09
[patent_title] => 'Capacitive micromachined ultrasound transducer fabricated with epitaxial silicon membrane'
[patent_app_type] => utility
[patent_app_number] => 11/393317
[patent_app_country] => US
[patent_app_date] => 2006-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 4600
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/545/07545012.pdf
[firstpage_image] =>[orig_patent_app_number] => 11393317
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/393317 | Capacitive micromachined ultrasound transducer fabricated with epitaxial silicon membrane | Mar 29, 2006 | Issued |