Sue X. Lao

Array ( [id] => 20061756 [patent_doc_number] => 20250199978 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-19 [patent_title] => Host-to-Device CXL Communication including Multi-Fabric Bridging, also over NVLink, UALink, and Ethernet [patent_app_type] => utility [patent_app_number] => 19/017423 [patent_app_country] => US [patent_app_date] => 2025-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 69949 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -27 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19017423 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20061761 [patent_doc_number] => 20250199983 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-19 [patent_title] => Scalable Virtualization of GPUs and Compute Accelerators in a Switch Providing CXL Resource-as-a-Service of Memory, NVMe or RDMA Networking via SLD Agnostic Provisioning [patent_app_type] => utility [patent_app_number] => 19/017408 [patent_app_country] => US [patent_app_date] => 2025-01-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 70074 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -27 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19017408 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20061761 [patent_doc_number] => 20250199983 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-19 [patent_title] => Scalable Virtualization of GPUs and Compute Accelerators in a Switch Providing CXL Resource-as-a-Service of Memory, NVMe or RDMA Networking via SLD Agnostic Provisioning [patent_app_type] => utility [patent_app_number] => 19/017408 [patent_app_country] => US [patent_app_date] => 2025-01-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 70074 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -27 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19017408 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20290147 [patent_doc_number] => 20250315390 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-10-09 [patent_title] => FAST MASS STORAGE ACCESS FOR DIGITAL COMPUTERS [patent_app_type] => utility [patent_app_number] => 18/987107 [patent_app_country] => US [patent_app_date] => 2024-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2423 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -6 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18987107 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20181256 [patent_doc_number] => 20250265214 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-08-21 [patent_title] => STORAGE SYSTEM [patent_app_type] => utility [patent_app_number] => 18/829796 [patent_app_country] => US [patent_app_date] => 2024-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3291 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -9 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18829796 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19819251 [patent_doc_number] => 20250077458 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-03-06 [patent_title] => IMAGING DEVICE [patent_app_type] => utility [patent_app_number] => 18/814648 [patent_app_country] => US [patent_app_date] => 2024-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3189 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -3 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18814648 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19530374 [patent_doc_number] => 20240354276 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-10-24 [patent_title] => SHARING HIGH SPEED SERIAL INTERCONNECTS FOR DIFFERENT PROTOCOLS [patent_app_type] => utility [patent_app_number] => 18/760926 [patent_app_country] => US [patent_app_date] => 2024-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7955 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18760926 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19530374 [patent_doc_number] => 20240354276 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-10-24 [patent_title] => SHARING HIGH SPEED SERIAL INTERCONNECTS FOR DIFFERENT PROTOCOLS [patent_app_type] => utility [patent_app_number] => 18/760926 [patent_app_country] => US [patent_app_date] => 2024-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7955 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18760926 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20061771 [patent_doc_number] => 20250199993 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-19 [patent_title] => USB DEVICE-INITIATED DATA TRANSFERS AND PLATFORM OFFLOAD CAPABILITIES [patent_app_type] => utility [patent_app_number] => 18/755954 [patent_app_country] => US [patent_app_date] => 2024-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3108 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18755954 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19514284 [patent_doc_number] => 20240345970 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-10-17 [patent_title] => PCIE PERIPHERAL SHARING [patent_app_type] => utility [patent_app_number] => 18/756055 [patent_app_country] => US [patent_app_date] => 2024-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6161 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18756055 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19514284 [patent_doc_number] => 20240345970 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-10-17 [patent_title] => PCIE PERIPHERAL SHARING [patent_app_type] => utility [patent_app_number] => 18/756055 [patent_app_country] => US [patent_app_date] => 2024-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6161 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18756055 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20061771 [patent_doc_number] => 20250199993 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-19 [patent_title] => USB DEVICE-INITIATED DATA TRANSFERS AND PLATFORM OFFLOAD CAPABILITIES [patent_app_type] => utility [patent_app_number] => 18/755954 [patent_app_country] => US [patent_app_date] => 2024-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3108 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18755954 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20395474 [patent_doc_number] => 20250370949 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-12-04 [patent_title] => DECOUPLING PROCESSING AND INTERFACE CLOCKS IN AN IPU [patent_app_type] => utility [patent_app_number] => 18/679361 [patent_app_country] => US [patent_app_date] => 2024-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4754 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18679361 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20395474 [patent_doc_number] => 20250370949 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-12-04 [patent_title] => DECOUPLING PROCESSING AND INTERFACE CLOCKS IN AN IPU [patent_app_type] => utility [patent_app_number] => 18/679361 [patent_app_country] => US [patent_app_date] => 2024-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4754 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18679361 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19451199 [patent_doc_number] => 20240311329 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-09-19 [patent_title] => CRYPTOCURRENCY MINER AND DEVICE ENUMERATION [patent_app_type] => utility [patent_app_number] => 18/675645 [patent_app_country] => US [patent_app_date] => 2024-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7937 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18675645 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19603322 [patent_doc_number] => 20240394202 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-11-28 [patent_title] => APPARATUSES AND METHODS FOR CONTROLLING MEMORY TIMING PARAMETERS [patent_app_type] => utility [patent_app_number] => 18/670399 [patent_app_country] => US [patent_app_date] => 2024-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5976 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -14 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18670399 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19603322 [patent_doc_number] => 20240394202 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-11-28 [patent_title] => APPARATUSES AND METHODS FOR CONTROLLING MEMORY TIMING PARAMETERS [patent_app_type] => utility [patent_app_number] => 18/670399 [patent_app_country] => US [patent_app_date] => 2024-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5976 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -14 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18670399 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20366015 [patent_doc_number] => 20250355827 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-11-20 [patent_title] => Smart Serial Bus Interface Circuit [patent_app_type] => utility [patent_app_number] => 18/668320 [patent_app_country] => US [patent_app_date] => 2024-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18668320 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20366015 [patent_doc_number] => 20250355827 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-11-20 [patent_title] => Smart Serial Bus Interface Circuit [patent_app_type] => utility [patent_app_number] => 18/668320 [patent_app_country] => US [patent_app_date] => 2024-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18668320 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20366015 [patent_doc_number] => 20250355827 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-11-20 [patent_title] => Smart Serial Bus Interface Circuit [patent_app_type] => utility [patent_app_number] => 18/668320 [patent_app_country] => US [patent_app_date] => 2024-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18668320 [rel_patent_id] =>[rel_patent_doc_number] =>)