
Sue X. Lao
Examiner (ID: 7164)
| Most Active Art Unit | 2126 |
| Art Unit(s) | 2194, 2151, 2755, 2126 |
| Total Applications | 284 |
| Issued Applications | 211 |
| Pending Applications | 49 |
| Abandoned Applications | 24 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17684062
[patent_doc_number] => 11368330
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-21
[patent_title] => Error frame detection
[patent_app_type] => utility
[patent_app_number] => 16/916413
[patent_app_country] => US
[patent_app_date] => 2020-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 9685
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16916413
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/916413 | Error frame detection | Jun 29, 2020 | Issued |
Array
(
[id] => 17294231
[patent_doc_number] => 20210390070
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-16
[patent_title] => UNIVERSAL INDUSTRIAL I/O INTERFACE BRIDGE
[patent_app_type] => utility
[patent_app_number] => 16/903286
[patent_app_country] => US
[patent_app_date] => 2020-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8567
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16903286
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/903286 | UNIVERSAL INDUSTRIAL I/O INTERFACE BRIDGE | Jun 15, 2020 | Abandoned |
Array
(
[id] => 17296026
[patent_doc_number] => 20210391865
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-16
[patent_title] => CHARGE PUMP WITH WIDE CURRENT RANGE
[patent_app_type] => utility
[patent_app_number] => 16/897770
[patent_app_country] => US
[patent_app_date] => 2020-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10399
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16897770
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/897770 | Charge pump with wide current range | Jun 9, 2020 | Issued |
Array
(
[id] => 19061708
[patent_doc_number] => 11940943
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-26
[patent_title] => Low complexity ethernet node (LEN) one port
[patent_app_type] => utility
[patent_app_number] => 17/623420
[patent_app_country] => US
[patent_app_date] => 2020-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 22
[patent_no_of_words] => 7749
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17623420
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/623420 | Low complexity ethernet node (LEN) one port | Jun 3, 2020 | Issued |
Array
(
[id] => 18158426
[patent_doc_number] => 20230025017
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-26
[patent_title] => SIGNAL PROCESSING CIRCUIT, CONTACTLESS CONNECTOR, SIGNAL PROCESSING METHOD AND STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 17/257485
[patent_app_country] => US
[patent_app_date] => 2020-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11108
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17257485
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/257485 | Signal processing circuit, contactless connector, signal processing method and storage medium | May 27, 2020 | Issued |
Array
(
[id] => 18465173
[patent_doc_number] => 11689478
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-27
[patent_title] => Wide elastic buffer
[patent_app_type] => utility
[patent_app_number] => 16/877695
[patent_app_country] => US
[patent_app_date] => 2020-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6188
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16877695
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/877695 | Wide elastic buffer | May 18, 2020 | Issued |
Array
(
[id] => 16508204
[patent_doc_number] => 20200387460
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-10
[patent_title] => METHOD FOR PERFORMING DETECTION CONTROL OF WRITE PROTECTION FUNCTION OF MEMORY DEVICE, ASSOCIATED CONTROL CHIP AND ASSOCIATED ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/877475
[patent_app_country] => US
[patent_app_date] => 2020-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4103
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16877475
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/877475 | Method for performing detection control of write protection function of memory device, associated control chip and associated electronic device | May 17, 2020 | Issued |
Array
(
[id] => 17606016
[patent_doc_number] => 11334505
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-17
[patent_title] => System and method for operating system
[patent_app_type] => utility
[patent_app_number] => 16/862649
[patent_app_country] => US
[patent_app_date] => 2020-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 11582
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 298
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16862649
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/862649 | System and method for operating system | Apr 29, 2020 | Issued |
Array
(
[id] => 17202185
[patent_doc_number] => 20210342280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-04
[patent_title] => PCIe LINK MANAGEMENT WITHOUT SIDEBAND SIGNALS
[patent_app_type] => utility
[patent_app_number] => 16/861707
[patent_app_country] => US
[patent_app_date] => 2020-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4966
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16861707
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/861707 | PCIe link management without sideband signals | Apr 28, 2020 | Issued |
Array
(
[id] => 18669046
[patent_doc_number] => 11775951
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-03
[patent_title] => ScannerPOS in self-checkout
[patent_app_type] => utility
[patent_app_number] => 16/854225
[patent_app_country] => US
[patent_app_date] => 2020-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 5965
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16854225
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/854225 | ScannerPOS in self-checkout | Apr 20, 2020 | Issued |
Array
(
[id] => 17499519
[patent_doc_number] => 11288225
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-29
[patent_title] => Adapting transmitter training behavior based upon assumed identity of training partner
[patent_app_type] => utility
[patent_app_number] => 16/848700
[patent_app_country] => US
[patent_app_date] => 2020-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7745
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16848700
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/848700 | Adapting transmitter training behavior based upon assumed identity of training partner | Apr 13, 2020 | Issued |
Array
(
[id] => 16401076
[patent_doc_number] => 20200341934
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-29
[patent_title] => MULTIPLE MASTER, MULTI-SLAVE SERIAL PERIPHERAL INTERFACE
[patent_app_type] => utility
[patent_app_number] => 16/837325
[patent_app_country] => US
[patent_app_date] => 2020-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11846
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -27
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16837325
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/837325 | Multiple master, multi-slave serial peripheral interface | Mar 31, 2020 | Issued |
Array
(
[id] => 18030787
[patent_doc_number] => 11513976
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-29
[patent_title] => Advanced CE encoding for bus multiplexer grid for SSD
[patent_app_type] => utility
[patent_app_number] => 16/836730
[patent_app_country] => US
[patent_app_date] => 2020-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5889
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16836730
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/836730 | Advanced CE encoding for bus multiplexer grid for SSD | Mar 30, 2020 | Issued |
Array
(
[id] => 16957977
[patent_doc_number] => 11061842
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-13
[patent_title] => Context-aware dynamic command scheduling for a data storage system
[patent_app_type] => utility
[patent_app_number] => 16/827591
[patent_app_country] => US
[patent_app_date] => 2020-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5177
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 260
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16827591
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/827591 | Context-aware dynamic command scheduling for a data storage system | Mar 22, 2020 | Issued |
Array
(
[id] => 17114167
[patent_doc_number] => 20210294764
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-23
[patent_title] => INTERRUPT RATE LIMITER
[patent_app_type] => utility
[patent_app_number] => 16/827180
[patent_app_country] => US
[patent_app_date] => 2020-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2342
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16827180
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/827180 | Interrupt rate limiter | Mar 22, 2020 | Issued |
Array
(
[id] => 17492316
[patent_doc_number] => 11281619
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-22
[patent_title] => Interface bus resource allocation
[patent_app_type] => utility
[patent_app_number] => 16/815239
[patent_app_country] => US
[patent_app_date] => 2020-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 7236
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16815239
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/815239 | Interface bus resource allocation | Mar 10, 2020 | Issued |
Array
(
[id] => 16095633
[patent_doc_number] => 20200201803
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-25
[patent_title] => INFORMATION RECORDING DEVICE, ACCESS DEVICE, AND ACCESS METHOD
[patent_app_type] => utility
[patent_app_number] => 16/809339
[patent_app_country] => US
[patent_app_date] => 2020-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6220
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16809339
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/809339 | INFORMATION RECORDING DEVICE, ACCESS DEVICE, AND ACCESS METHOD | Mar 3, 2020 | Abandoned |
Array
(
[id] => 17492301
[patent_doc_number] => 11281604
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-22
[patent_title] => Multiple memory type shared memory bus systems and methods
[patent_app_type] => utility
[patent_app_number] => 16/804895
[patent_app_country] => US
[patent_app_date] => 2020-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 22425
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 355
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16804895
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/804895 | Multiple memory type shared memory bus systems and methods | Feb 27, 2020 | Issued |
Array
(
[id] => 17659354
[patent_doc_number] => 20220179819
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-09
[patent_title] => SERIAL DATA COMMUNICATION DEVICE AND SERIAL DATA COMMUNICATION METHOD
[patent_app_type] => utility
[patent_app_number] => 17/439802
[patent_app_country] => US
[patent_app_date] => 2020-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4120
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17439802
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/439802 | Serial data communication device and serial data communication method | Feb 25, 2020 | Issued |
Array
(
[id] => 16077703
[patent_doc_number] => 20200192838
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-18
[patent_title] => EXTENDED MESSAGE SIGNALED INTERRUPTS (MSI) MESSAGE DATA
[patent_app_type] => utility
[patent_app_number] => 16/798848
[patent_app_country] => US
[patent_app_date] => 2020-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6945
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16798848
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/798848 | EXTENDED MESSAGE SIGNALED INTERRUPTS (MSI) MESSAGE DATA | Feb 23, 2020 | Abandoned |