
Suian Tang
Examiner (ID: 496, Phone: (571)270-7404 , Office: P/2814 )
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2814 |
| Total Applications | 629 |
| Issued Applications | 463 |
| Pending Applications | 1 |
| Abandoned Applications | 165 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17181366
[patent_doc_number] => 11158615
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-26
[patent_title] => Semiconductor device and method of manufacturing a semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/423424
[patent_app_country] => US
[patent_app_date] => 2019-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 13
[patent_no_of_words] => 4917
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16423424
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/423424 | Semiconductor device and method of manufacturing a semiconductor device | May 27, 2019 | Issued |
Array
(
[id] => 16487698
[patent_doc_number] => 20200381307
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-03
[patent_title] => FORMING SINGLE AND DOUBLE DIFFUSION BREAKS
[patent_app_type] => utility
[patent_app_number] => 16/423388
[patent_app_country] => US
[patent_app_date] => 2019-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8073
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16423388
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/423388 | Forming single and double diffusion breaks | May 27, 2019 | Issued |
Array
(
[id] => 16487830
[patent_doc_number] => 20200381439
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-03
[patent_title] => MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/424143
[patent_app_country] => US
[patent_app_date] => 2019-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3234
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16424143
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/424143 | Memory device and method for fabricating the same | May 27, 2019 | Issued |
Array
(
[id] => 15331835
[patent_doc_number] => 20200006247
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => STIFFENER SHIELD FOR DEVICE INTEGRATION
[patent_app_type] => utility
[patent_app_number] => 16/423561
[patent_app_country] => US
[patent_app_date] => 2019-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6225
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16423561
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/423561 | Stiffener shield for device integration | May 27, 2019 | Issued |
Array
(
[id] => 16487944
[patent_doc_number] => 20200381553
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-03
[patent_title] => LATERAL DIFFUSED METAL OXIDE SEMICONDUCTOR FIELD EFFECT (LDMOS) TRANSISTOR AND DEVICE HAVING LDMOS TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 16/423188
[patent_app_country] => US
[patent_app_date] => 2019-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3247
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16423188
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/423188 | Lateral diffused metal oxide semiconductor field effect (LDMOS) transistor and device having LDMOS transistors | May 27, 2019 | Issued |
Array
(
[id] => 15218521
[patent_doc_number] => 20190371947
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-05
[patent_title] => OPTOELECTRONIC DEVICES FORMED OVER A BUFFER
[patent_app_type] => utility
[patent_app_number] => 16/424292
[patent_app_country] => US
[patent_app_date] => 2019-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4013
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16424292
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/424292 | Optoelectronic devices formed over a buffer | May 27, 2019 | Issued |
Array
(
[id] => 17254160
[patent_doc_number] => 11189659
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-30
[patent_title] => Techniques for MRAM MTJ top electrode to via interface
[patent_app_type] => utility
[patent_app_number] => 16/423276
[patent_app_country] => US
[patent_app_date] => 2019-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 5886
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16423276
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/423276 | Techniques for MRAM MTJ top electrode to via interface | May 27, 2019 | Issued |
Array
(
[id] => 17326632
[patent_doc_number] => 11217658
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-04
[patent_title] => Semiconductor device with electrical resistor
[patent_app_type] => utility
[patent_app_number] => 16/423535
[patent_app_country] => US
[patent_app_date] => 2019-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 3992
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16423535
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/423535 | Semiconductor device with electrical resistor | May 27, 2019 | Issued |
Array
(
[id] => 16471872
[patent_doc_number] => 20200373410
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-26
[patent_title] => CONTACT STRUCTURES OVER AN ACTIVE REGION OF A SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/423035
[patent_app_country] => US
[patent_app_date] => 2019-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6640
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16423035
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/423035 | CONTACT STRUCTURES OVER AN ACTIVE REGION OF A SEMICONDUCTOR DEVICE | May 25, 2019 | Abandoned |
Array
(
[id] => 16495762
[patent_doc_number] => 10861813
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-08
[patent_title] => Semiconductor chip stack and method for manufacturing semiconductor chip stack
[patent_app_type] => utility
[patent_app_number] => 16/422580
[patent_app_country] => US
[patent_app_date] => 2019-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 19
[patent_no_of_words] => 7261
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16422580
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/422580 | Semiconductor chip stack and method for manufacturing semiconductor chip stack | May 23, 2019 | Issued |
Array
(
[id] => 17166326
[patent_doc_number] => 11152439
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-19
[patent_title] => Transparent display device and method of manufacturing transparent display devices
[patent_app_type] => utility
[patent_app_number] => 16/419881
[patent_app_country] => US
[patent_app_date] => 2019-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 24
[patent_no_of_words] => 12898
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16419881
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/419881 | Transparent display device and method of manufacturing transparent display devices | May 21, 2019 | Issued |
Array
(
[id] => 15564661
[patent_doc_number] => 20200066742
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-27
[patent_title] => THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/398442
[patent_app_country] => US
[patent_app_date] => 2019-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13171
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16398442
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/398442 | Three-dimensional semiconductor memory device | Apr 29, 2019 | Issued |
Array
(
[id] => 16324392
[patent_doc_number] => 10784366
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-22
[patent_title] => Integrated enhancement/depletion mode HEMT and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/398271
[patent_app_country] => US
[patent_app_date] => 2019-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 2893
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16398271
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/398271 | Integrated enhancement/depletion mode HEMT and method for manufacturing the same | Apr 29, 2019 | Issued |
Array
(
[id] => 14722551
[patent_doc_number] => 20190252339
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-15
[patent_title] => MANUFACTURING METHOD OF INTEGRATED FAN-OUT PACKAGE
[patent_app_type] => utility
[patent_app_number] => 16/396782
[patent_app_country] => US
[patent_app_date] => 2019-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6293
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16396782
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/396782 | Manufacturing method of integrated fan-out package | Apr 28, 2019 | Issued |
Array
(
[id] => 16402185
[patent_doc_number] => 20200343043
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-29
[patent_title] => METHOD FOR MANUFACTURING A SELF-ALIGNED MAGNETIC MEMORY ELEMENT WITH RU HARD MASK
[patent_app_type] => utility
[patent_app_number] => 16/397987
[patent_app_country] => US
[patent_app_date] => 2019-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8345
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16397987
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/397987 | METHOD FOR MANUFACTURING A SELF-ALIGNED MAGNETIC MEMORY ELEMENT WITH RU HARD MASK | Apr 28, 2019 | Abandoned |
Array
(
[id] => 16402288
[patent_doc_number] => 20200343146
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-29
[patent_title] => FORMATION OF MULTI-SEGMENT CHANNEL TRANSISTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/397762
[patent_app_country] => US
[patent_app_date] => 2019-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7413
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16397762
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/397762 | Formation of multi-segment channel transistor devices | Apr 28, 2019 | Issued |
Array
(
[id] => 14939135
[patent_doc_number] => 20190305206
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-03
[patent_title] => SYSTEMS, METHODS AND APPARATUS FOR ACTIVE COMPENSATION OF QUANTUM PROCESSOR ELEMENTS
[patent_app_type] => utility
[patent_app_number] => 16/380751
[patent_app_country] => US
[patent_app_date] => 2019-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6057
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16380751
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/380751 | Systems, methods and apparatus for active compensation of quantum processor elements | Apr 9, 2019 | Issued |
Array
(
[id] => 16264721
[patent_doc_number] => 10756169
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-25
[patent_title] => Semiconductor device and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/359391
[patent_app_country] => US
[patent_app_date] => 2019-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 19
[patent_no_of_words] => 5890
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 572
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16359391
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/359391 | Semiconductor device and method of manufacturing the same | Mar 19, 2019 | Issued |
Array
(
[id] => 16433152
[patent_doc_number] => 10833252
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-10
[patent_title] => Magnetoresistance effect element, magnetic sensor and spin transistor
[patent_app_type] => utility
[patent_app_number] => 16/359048
[patent_app_country] => US
[patent_app_date] => 2019-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 15149
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16359048
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/359048 | Magnetoresistance effect element, magnetic sensor and spin transistor | Mar 19, 2019 | Issued |
Array
(
[id] => 16493610
[patent_doc_number] => 10859644
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-08
[patent_title] => Manufacturing of high performance magnetoresistive sensors
[patent_app_type] => utility
[patent_app_number] => 16/359141
[patent_app_country] => US
[patent_app_date] => 2019-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 30
[patent_no_of_words] => 9018
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16359141
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/359141 | Manufacturing of high performance magnetoresistive sensors | Mar 19, 2019 | Issued |