Sumati Lefkowitz

Array ( [id] => 3945130 [patent_doc_number] => 05935234 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-10 [patent_title] => 'Method and system for controlling access to a shared resource in a data processing system utilizing pseudo-random priorities' [patent_app_type] => 1 [patent_app_number] => 8/839436 [patent_app_country] => US [patent_app_date] => 1997-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 3505 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/935/05935234.pdf [firstpage_image] =>[orig_patent_app_number] => 839436 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3941038 [patent_doc_number] => 05946495 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-31 [patent_title] => 'Data communication circuit for controlling data communication between redundant power supplies and peripheral devices' [patent_app_type] => 1 [patent_app_number] => 8/838366 [patent_app_country] => US [patent_app_date] => 1997-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2031 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/946/05946495.pdf [firstpage_image] =>[orig_patent_app_number] => 838366 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4057408 [patent_doc_number] => 05909592 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-01 [patent_title] => 'Method in a basic input-output system (BIOS) of detecting and configuring integrated device electronics (IDE) devices' [patent_app_type] => 1 [patent_app_number] => 8/831765 [patent_app_country] => US [patent_app_date] => 1997-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5642 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/909/05909592.pdf [firstpage_image] =>[orig_patent_app_number] => 831765 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3944245 [patent_doc_number] => 05953535 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-14 [patent_title] => 'Using intelligent bus bridges with pico-code to service interrupts and improve interrupt response' [patent_app_type] => 1 [patent_app_number] => 8/826032 [patent_app_country] => US [patent_app_date] => 1997-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2861 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/953/05953535.pdf [firstpage_image] =>[orig_patent_app_number] => 826032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4017852 [patent_doc_number] => 05859985 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-12 [patent_title] => 'Arbitration controller for providing arbitration on a multipoint high speed serial bus using drivers having output enable pins' [patent_app_type] => 1 [patent_app_number] => 8/824937 [patent_app_country] => US [patent_app_date] => 1997-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2264 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/859/05859985.pdf [firstpage_image] =>[orig_patent_app_number] => 824937 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3943019 [patent_doc_number] => 05878206 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-02 [patent_title] => 'Commit scope control in hierarchical information processes' [patent_app_type] => 1 [patent_app_number] => 8/823704 [patent_app_country] => US [patent_app_date] => 1997-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 6543 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/878/05878206.pdf [firstpage_image] =>[orig_patent_app_number] => 823704 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3826820 [patent_doc_number] => 05832283 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-03 [patent_title] => 'Method and apparatus for providing unattended on-demand availability of a computer system' [patent_app_type] => 1 [patent_app_number] => 8/823719 [patent_app_country] => US [patent_app_date] => 1997-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 17 [patent_no_of_words] => 16504 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/832/05832283.pdf [firstpage_image] =>[orig_patent_app_number] => 823719 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4207652 [patent_doc_number] => 06044207 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-28 [patent_title] => 'Enhanced dual port I/O bus bridge' [patent_app_type] => 1 [patent_app_number] => 8/821783 [patent_app_country] => US [patent_app_date] => 1997-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4866 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/044/06044207.pdf [firstpage_image] =>[orig_patent_app_number] => 821783 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3944990 [patent_doc_number] => 05935226 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-10 [patent_title] => 'Method and apparatus for issuing transaction requests to a target device in accordance with the state of connection between the portable computer and the target device' [patent_app_type] => 1 [patent_app_number] => 8/822334 [patent_app_country] => US [patent_app_date] => 1997-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 3 [patent_no_of_words] => 4340 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/935/05935226.pdf [firstpage_image] =>[orig_patent_app_number] => 822334 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3993187 [patent_doc_number] => 05918057 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-29 [patent_title] => 'Method and apparatus for dispatching multiple interrupt requests simultaneously' [patent_app_type] => 1 [patent_app_number] => 8/822191 [patent_app_country] => US [patent_app_date] => 1997-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 5418 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/918/05918057.pdf [firstpage_image] =>[orig_patent_app_number] => 822191 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3989798 [patent_doc_number] => 05905897 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-18 [patent_title] => 'Method and apparatus for selecting a nonblocked interrupt request' [patent_app_type] => 1 [patent_app_number] => 8/822183 [patent_app_country] => US [patent_app_date] => 1997-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 5419 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/905/05905897.pdf [firstpage_image] =>[orig_patent_app_number] => 822183 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3986180 [patent_doc_number] => 05919264 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-06 [patent_title] => 'System and method for using data structures to share a plurality of power resources among a plurality of devices' [patent_app_type] => 1 [patent_app_number] => 8/810018 [patent_app_country] => US [patent_app_date] => 1997-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 14104 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/919/05919264.pdf [firstpage_image] =>[orig_patent_app_number] => 810018 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3794184 [patent_doc_number] => 05809269 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-15 [patent_title] => 'Method and device for the analysis of a message given by interaction means to a man/machine dialog system' [patent_app_type] => 1 [patent_app_number] => 8/797207 [patent_app_country] => US [patent_app_date] => 1997-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3852 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/809/05809269.pdf [firstpage_image] =>[orig_patent_app_number] => 797207 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3943504 [patent_doc_number] => 05878240 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-02 [patent_title] => 'System and method for providing high speed memory access in a multiprocessor, multimemory environment' [patent_app_type] => 1 [patent_app_number] => 8/791302 [patent_app_country] => US [patent_app_date] => 1997-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4715 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 498 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/878/05878240.pdf [firstpage_image] =>[orig_patent_app_number] => 791302 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3857450 [patent_doc_number] => 05848253 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-08 [patent_title] => 'Computer system and an electronic circuit utilizing a single DMA controller and additional communication circuit to manage DMA transfers between memory and I/O devices' [patent_app_type] => 1 [patent_app_number] => 8/787414 [patent_app_country] => US [patent_app_date] => 1997-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 52 [patent_figures_cnt] => 105 [patent_no_of_words] => 92660 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/848/05848253.pdf [firstpage_image] =>[orig_patent_app_number] => 787414 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3970296 [patent_doc_number] => 05958054 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-28 [patent_title] => 'System and method for emulating an uninterruptable power supply (UPS) using a portable computer' [patent_app_type] => 1 [patent_app_number] => 8/785517 [patent_app_country] => US [patent_app_date] => 1997-01-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6401 [patent_no_of_claims] => 48 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/958/05958054.pdf [firstpage_image] =>[orig_patent_app_number] => 785517 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3772907 [patent_doc_number] => 05852737 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-22 [patent_title] => 'Method and apparatus for operating digital static CMOS components in a very low voltage mode during power-down' [patent_app_type] => 1 [patent_app_number] => 8/777857 [patent_app_country] => US [patent_app_date] => 1996-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3696 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/852/05852737.pdf [firstpage_image] =>[orig_patent_app_number] => 777857 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3992717 [patent_doc_number] => 05918026 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-29 [patent_title] => 'PCI to PCI bridge for transparently completing transactions between agents on opposite sides of the bridge' [patent_app_type] => 1 [patent_app_number] => 8/774123 [patent_app_country] => US [patent_app_date] => 1996-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 7975 [patent_no_of_claims] => 55 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/918/05918026.pdf [firstpage_image] =>[orig_patent_app_number] => 774123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4068499 [patent_doc_number] => 05933648 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-03 [patent_title] => 'Configurable arbitration device for controlling the access of components to an arbiter or the like based on a control input' [patent_app_type] => 1 [patent_app_number] => 8/772220 [patent_app_country] => US [patent_app_date] => 1996-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4028 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/933/05933648.pdf [firstpage_image] =>[orig_patent_app_number] => 772220 [rel_patent_id] =>[rel_patent_doc_number] =>)