Sun J. Lin

Array ( [id] => 14657169 [patent_doc_number] => 20190235713 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-08-01 [patent_title] => SYSTEMS AND METHODS FOR TRACKING PROGRESS OF DESIGN OF A SEMICONDUCTOR DEVICE [patent_app_type] => utility [patent_app_number] => 15/885730 [patent_app_country] => US [patent_app_date] => 2018-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3186 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15885730 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15517507 [patent_doc_number] => 10565342 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2020-02-18 [patent_title] => Electronic circuit design editor with overlay of layout and schematic design features [patent_app_type] => utility [patent_app_number] => 15/883470 [patent_app_country] => US [patent_app_date] => 2018-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 20 [patent_no_of_words] => 9710 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15883470 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 14658217 [patent_doc_number] => 20190236237 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-08-01 [patent_title] => CALIBRATION OF DIRECTED SELF-ASSEMBLY MODELS USING PROGRAMMED DEFECTS OF VARYING TOPOLOGY [patent_app_type] => utility [patent_app_number] => 15/883892 [patent_app_country] => US [patent_app_date] => 2018-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9179 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15883892 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15275523 [patent_doc_number] => 20190386496 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-12-19 [patent_title] => STORAGE BATTERY MANAGEMENT SYSTEM, MOVING BODY, STORAGE BATTERY, AND STORAGE BATTERY MANAGEMENT METHOD [patent_app_type] => utility [patent_app_number] => 16/479278 [patent_app_country] => US [patent_app_date] => 2018-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8781 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -4 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16479278 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15426305 [patent_doc_number] => 10546082 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2020-01-28 [patent_title] => Resistor network reduction for full-chip simulation of current density [patent_app_type] => utility [patent_app_number] => 15/873882 [patent_app_country] => US [patent_app_date] => 2018-01-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6339 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 231 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15873882 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15470609 [patent_doc_number] => 10551172 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-02-04 [patent_title] => Metrology method, apparatus and computer program [patent_app_type] => utility [patent_app_number] => 15/873880 [patent_app_country] => US [patent_app_date] => 2018-01-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 15226 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15873880 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15140541 [patent_doc_number] => 10483768 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2019-11-19 [patent_title] => Systems and methods of object detection using one or more sensors in wireless power charging systems [patent_app_type] => utility [patent_app_number] => 15/872920 [patent_app_country] => US [patent_app_date] => 2018-01-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 41545 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15872920 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16382661 [patent_doc_number] => 10807479 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-10-20 [patent_title] => Battery charging system for electric vehicle charging station [patent_app_type] => utility [patent_app_number] => 16/094095 [patent_app_country] => US [patent_app_date] => 2018-01-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 2721 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16094095 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 14641179 [patent_doc_number] => 10365326 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2019-07-30 [patent_title] => Scheduling of scenario models for execution within different computer threads and scheduling of memory regions for use with the scenario models [patent_app_type] => utility [patent_app_number] => 15/868940 [patent_app_country] => US [patent_app_date] => 2018-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 32 [patent_no_of_words] => 43374 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15868940 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15962015 [patent_doc_number] => 20200164759 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2020-05-28 [patent_title] => METHOD FOR CONTROLLING A CHARGING PROCESS OF A VEHICLE AT A CHARGING POST USING FIRST AND SECOND AUTHORISATION VERIFICATION [patent_app_type] => utility [patent_app_number] => 16/604846 [patent_app_country] => US [patent_app_date] => 2018-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3888 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16604846 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 14092103 [patent_doc_number] => 10241959 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2019-03-26 [patent_title] => Coding wave-pipelined circuits with buffering function in HDL [patent_app_type] => utility [patent_app_number] => 15/861093 [patent_app_country] => US [patent_app_date] => 2018-01-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 87 [patent_no_of_words] => 27959 [patent_no_of_claims] => 48 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 308 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15861093 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13376637 [patent_doc_number] => 20180239860 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-08-23 [patent_title] => MULTI-SIDED VARIATIONS FOR CREATING INTEGRATED CIRCUITS [patent_app_type] => utility [patent_app_number] => 15/851815 [patent_app_country] => US [patent_app_date] => 2017-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10006 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => 0 [patent_words_short_claim] => 807 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15851815 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15198551 [patent_doc_number] => 10496772 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2019-12-03 [patent_title] => Systems and methods for dynamically generating hierarchical rotating pcells from a static integrated circuit design [patent_app_type] => utility [patent_app_number] => 15/847566 [patent_app_country] => US [patent_app_date] => 2017-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6702 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15847566 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15373935 [patent_doc_number] => 10528688 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2020-01-07 [patent_title] => System and method for schematic-driven generation of input/output models [patent_app_type] => utility [patent_app_number] => 15/845322 [patent_app_country] => US [patent_app_date] => 2017-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 28 [patent_no_of_words] => 5686 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15845322 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 14473411 [patent_doc_number] => 20190188350 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-06-20 [patent_title] => SYSTEM AND METHOD FOR INTERACTIVE DATASHEETS [patent_app_type] => utility [patent_app_number] => 15/844916 [patent_app_country] => US [patent_app_date] => 2017-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5092 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15844916 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12694573 [patent_doc_number] => 20180123357 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-05-03 [patent_title] => BATTERY ENERGY STORAGE SYSTEM AND CONTROL SYSTEM AND APPLICATIONS THEREOF [patent_app_type] => utility [patent_app_number] => 15/845598 [patent_app_country] => US [patent_app_date] => 2017-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 35309 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15845598 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15399623 [patent_doc_number] => 10540469 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-01-21 [patent_title] => Verifying sequential equivalence for randomly initialized designs [patent_app_type] => utility [patent_app_number] => 15/844668 [patent_app_country] => US [patent_app_date] => 2017-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4555 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15844668 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15106917 [patent_doc_number] => 10474785 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2019-11-12 [patent_title] => Printed circuit board void information generation using parameter-based rule sets [patent_app_type] => utility [patent_app_number] => 15/845784 [patent_app_country] => US [patent_app_date] => 2017-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6692 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15845784 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16115423 [patent_doc_number] => 20200209734 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2020-07-02 [patent_title] => CONSISTENT MASK TARGETING THROUGH STANDARDIZED DROP-IN-CELLS [patent_app_type] => utility [patent_app_number] => 16/647418 [patent_app_country] => US [patent_app_date] => 2017-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5364 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -22 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16647418 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 14983085 [patent_doc_number] => 10445460 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2019-10-15 [patent_title] => Via model generation method, information processing device, and non-transitory computer-readable recording medium storing via model generation program [patent_app_type] => utility [patent_app_number] => 15/817695 [patent_app_country] => US [patent_app_date] => 2017-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 18 [patent_no_of_words] => 5807 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15817695 [rel_patent_id] =>[rel_patent_doc_number] =>)