
Sun J. Lin
Examiner (ID: 2600, Phone: (571)272-1899 , Office: P/2851 )
| Most Active Art Unit | 2851 |
| Art Unit(s) | 2825, 2851 |
| Total Applications | 1569 |
| Issued Applications | 1454 |
| Pending Applications | 15 |
| Abandoned Applications | 105 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13949053
[patent_doc_number] => 10210303
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-19
[patent_title] => Sleep signal stitching technique
[patent_app_type] => utility
[patent_app_number] => 15/418613
[patent_app_country] => US
[patent_app_date] => 2017-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9247
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15418613
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/418613 | Sleep signal stitching technique | Jan 26, 2017 | Issued |
Array
(
[id] => 13304839
[patent_doc_number] => 20180203956
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-19
[patent_title] => NEURAL NETWORK BASED PHYSICAL SYNTHESIS FOR CIRCUIT DESIGNS
[patent_app_type] => utility
[patent_app_number] => 15/407875
[patent_app_country] => US
[patent_app_date] => 2017-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10273
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15407875
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/407875 | Neural network based physical synthesis for circuit designs | Jan 16, 2017 | Issued |
Array
(
[id] => 13292127
[patent_doc_number] => 10157259
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-18
[patent_title] => Method and device for predicting reliability failure rate of semiconductor integrated circuit and method of manufacturing the semiconductor integrated circuit
[patent_app_type] => utility
[patent_app_number] => 15/407365
[patent_app_country] => US
[patent_app_date] => 2017-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 4966
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15407365
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/407365 | Method and device for predicting reliability failure rate of semiconductor integrated circuit and method of manufacturing the semiconductor integrated circuit | Jan 16, 2017 | Issued |
Array
(
[id] => 13241273
[patent_doc_number] => 10133837
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-11-20
[patent_title] => Method and apparatus for converting real number modeling to synthesizable register-transfer level emulation in digital mixed signal environments
[patent_app_type] => utility
[patent_app_number] => 15/405623
[patent_app_country] => US
[patent_app_date] => 2017-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7736
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15405623
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/405623 | Method and apparatus for converting real number modeling to synthesizable register-transfer level emulation in digital mixed signal environments | Jan 12, 2017 | Issued |
Array
(
[id] => 13269633
[patent_doc_number] => 10146901
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-12-04
[patent_title] => Pseudo-random circuit re-arranger system, method and computer program product
[patent_app_type] => utility
[patent_app_number] => 15/390703
[patent_app_country] => US
[patent_app_date] => 2016-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 53
[patent_no_of_words] => 20531
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15390703
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/390703 | Pseudo-random circuit re-arranger system, method and computer program product | Dec 25, 2016 | Issued |
Array
(
[id] => 11557051
[patent_doc_number] => 20170103297
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-13
[patent_title] => 'REDUCED THICKNESS TRACKING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/382245
[patent_app_country] => US
[patent_app_date] => 2016-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 10346
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15382245
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/382245 | Reduced thickness tracking device | Dec 15, 2016 | Issued |
Array
(
[id] => 12256191
[patent_doc_number] => 09928337
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-27
[patent_title] => 'Integrated circuit and design method for same'
[patent_app_type] => utility
[patent_app_number] => 15/376261
[patent_app_country] => US
[patent_app_date] => 2016-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 23
[patent_no_of_words] => 13330
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15376261
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/376261 | Integrated circuit and design method for same | Dec 11, 2016 | Issued |
Array
(
[id] => 12514275
[patent_doc_number] => 10002224
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-19
[patent_title] => Interactive routing of connections in circuit using auto welding and auto cloning
[patent_app_type] => utility
[patent_app_number] => 15/376457
[patent_app_country] => US
[patent_app_date] => 2016-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 35
[patent_no_of_words] => 10358
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15376457
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/376457 | Interactive routing of connections in circuit using auto welding and auto cloning | Dec 11, 2016 | Issued |
Array
(
[id] => 13158191
[patent_doc_number] => 10095822
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-10-09
[patent_title] => Memory built-in self-test logic in an integrated circuit design
[patent_app_type] => utility
[patent_app_number] => 15/376403
[patent_app_country] => US
[patent_app_date] => 2016-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 8271
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15376403
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/376403 | Memory built-in self-test logic in an integrated circuit design | Dec 11, 2016 | Issued |
Array
(
[id] => 12291993
[patent_doc_number] => 09934342
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-04-03
[patent_title] => Clock gating verification during RTL stage of integrated circuit design
[patent_app_type] => utility
[patent_app_number] => 15/374109
[patent_app_country] => US
[patent_app_date] => 2016-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 9864
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15374109
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/374109 | Clock gating verification during RTL stage of integrated circuit design | Dec 8, 2016 | Issued |
Array
(
[id] => 13097409
[patent_doc_number] => 10068045
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-09-04
[patent_title] => Programmable logic device design implementations with multiplexer transformations
[patent_app_type] => utility
[patent_app_number] => 15/374994
[patent_app_country] => US
[patent_app_date] => 2016-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5920
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15374994
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/374994 | Programmable logic device design implementations with multiplexer transformations | Dec 8, 2016 | Issued |
Array
(
[id] => 13031429
[patent_doc_number] => 10038344
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-31
[patent_title] => Wireless power transmitting unit, wireless power receiving unit, and control methods thereof
[patent_app_type] => utility
[patent_app_number] => 15/370671
[patent_app_country] => US
[patent_app_date] => 2016-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 15
[patent_no_of_words] => 12547
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15370671
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/370671 | Wireless power transmitting unit, wireless power receiving unit, and control methods thereof | Dec 5, 2016 | Issued |
Array
(
[id] => 17029257
[patent_doc_number] => 11091057
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-17
[patent_title] => Method and system for controlling a battery in a vehicle
[patent_app_type] => utility
[patent_app_number] => 16/462773
[patent_app_country] => US
[patent_app_date] => 2016-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 14
[patent_no_of_words] => 5101
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16462773
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/462773 | Method and system for controlling a battery in a vehicle | Nov 30, 2016 | Issued |
Array
(
[id] => 13189033
[patent_doc_number] => 10110050
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-23
[patent_title] => Cordless charging apparatus
[patent_app_type] => utility
[patent_app_number] => 15/361635
[patent_app_country] => US
[patent_app_date] => 2016-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 7546
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15361635
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/361635 | Cordless charging apparatus | Nov 27, 2016 | Issued |
Array
(
[id] => 13215623
[patent_doc_number] => 10122191
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-06
[patent_title] => Battery protection circuit
[patent_app_type] => utility
[patent_app_number] => 15/361514
[patent_app_country] => US
[patent_app_date] => 2016-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3836
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15361514
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/361514 | Battery protection circuit | Nov 27, 2016 | Issued |
Array
(
[id] => 12001129
[patent_doc_number] => 20170305284
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-26
[patent_title] => 'CHARGE SYSTEM FOR ELECTRIC VEHICLE AND METHOD FOR CHARGING ELECTRIC VEHICLE'
[patent_app_type] => utility
[patent_app_number] => 15/361959
[patent_app_country] => US
[patent_app_date] => 2016-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3681
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15361959
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/361959 | CHARGE SYSTEM FOR ELECTRIC VEHICLE AND METHOD FOR CHARGING ELECTRIC VEHICLE | Nov 27, 2016 | Abandoned |
Array
(
[id] => 12236561
[patent_doc_number] => 20180069424
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-08
[patent_title] => 'METHOD AND APPARATUS FOR CONTROLLING ON-BOARD CHARGER'
[patent_app_type] => utility
[patent_app_number] => 15/362100
[patent_app_country] => US
[patent_app_date] => 2016-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6514
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15362100
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/362100 | Method and apparatus for controlling on-board charger | Nov 27, 2016 | Issued |
Array
(
[id] => 11666553
[patent_doc_number] => 20170155272
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-01
[patent_title] => 'WIRELESS POWER RECEIVER AND METHOD FOR CONTROLLING THE WIRELESS POWER RECEIVER'
[patent_app_type] => utility
[patent_app_number] => 15/362050
[patent_app_country] => US
[patent_app_date] => 2016-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 11920
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15362050
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/362050 | Wireless power receiver and method for controlling the wireless power receiver | Nov 27, 2016 | Issued |
Array
(
[id] => 13085989
[patent_doc_number] => 10063070
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-28
[patent_title] => Battery active balancing system
[patent_app_type] => utility
[patent_app_number] => 15/361321
[patent_app_country] => US
[patent_app_date] => 2016-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4299
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15361321
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/361321 | Battery active balancing system | Nov 24, 2016 | Issued |
Array
(
[id] => 12447150
[patent_doc_number] => 09981565
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-05-29
[patent_title] => Impedance control device and vehicular non-contact power receiving device
[patent_app_type] => utility
[patent_app_number] => 15/359215
[patent_app_country] => US
[patent_app_date] => 2016-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 4637
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15359215
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/359215 | Impedance control device and vehicular non-contact power receiving device | Nov 21, 2016 | Issued |