
Sun Mi Kim King
Examiner (ID: 9353, Phone: (571)270-1431 , Office: P/2813 )
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2813 |
| Total Applications | 585 |
| Issued Applications | 388 |
| Pending Applications | 51 |
| Abandoned Applications | 172 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10993211
[patent_doc_number] => 20160190157
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-30
[patent_title] => 'PIXEL STRUCTURE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/417514
[patent_app_country] => US
[patent_app_date] => 2015-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3228
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14417514
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/417514 | PIXEL STRUCTURE AND MANUFACTURING METHOD THEREOF | Jan 6, 2015 | Abandoned |
Array
(
[id] => 14398179
[patent_doc_number] => 10312383
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-04
[patent_title] => High-frequency photoelectric detector encapsulation base tank-packaged by using multi-layer ceramic
[patent_app_type] => utility
[patent_app_number] => 15/316985
[patent_app_country] => US
[patent_app_date] => 2014-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 2062
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 395
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15316985
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/316985 | High-frequency photoelectric detector encapsulation base tank-packaged by using multi-layer ceramic | Dec 18, 2014 | Issued |
Array
(
[id] => 10219932
[patent_doc_number] => 20150104925
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-16
[patent_title] => 'Noise Decoupling Structure with Through-Substrate Vias'
[patent_app_type] => utility
[patent_app_number] => 14/577825
[patent_app_country] => US
[patent_app_date] => 2014-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2279
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14577825
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/577825 | Noise decoupling structure with through-substrate vias | Dec 18, 2014 | Issued |
Array
(
[id] => 10206021
[patent_doc_number] => 20150091009
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-02
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/567309
[patent_app_country] => US
[patent_app_date] => 2014-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 27644
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14567309
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/567309 | Semiconductor device and manufacturing method thereof | Dec 10, 2014 | Issued |
Array
(
[id] => 10277189
[patent_doc_number] => 20150162186
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-11
[patent_title] => 'Method for producing a layer of a compound semiconductor'
[patent_app_type] => utility
[patent_app_number] => 14/566146
[patent_app_country] => US
[patent_app_date] => 2014-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4234
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14566146
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/566146 | Method for producing a layer of a compound semiconductor | Dec 9, 2014 | Abandoned |
Array
(
[id] => 11687384
[patent_doc_number] => 09685434
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-20
[patent_title] => 'Inter-level dielectric layer in replacement metal gates and resistor fabrication'
[patent_app_type] => utility
[patent_app_number] => 14/565954
[patent_app_country] => US
[patent_app_date] => 2014-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 4092
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14565954
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/565954 | Inter-level dielectric layer in replacement metal gates and resistor fabrication | Dec 9, 2014 | Issued |
Array
(
[id] => 10687555
[patent_doc_number] => 20160033701
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-04
[patent_title] => 'WIRE GRID POLARIZER AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/566140
[patent_app_country] => US
[patent_app_date] => 2014-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 6007
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14566140
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/566140 | WIRE GRID POLARIZER AND METHOD OF FABRICATING THE SAME | Dec 9, 2014 | Abandoned |
Array
(
[id] => 10597249
[patent_doc_number] => 09318344
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-04-19
[patent_title] => 'CMOS structures and methods for improving yield'
[patent_app_type] => utility
[patent_app_number] => 14/556732
[patent_app_country] => US
[patent_app_date] => 2014-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 26
[patent_no_of_words] => 8249
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14556732
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/556732 | CMOS structures and methods for improving yield | Nov 30, 2014 | Issued |
Array
(
[id] => 10780007
[patent_doc_number] => 20160126163
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-05
[patent_title] => 'LEAD FRAME STRIP WITH MOLDING COMPOUND CHANNELS'
[patent_app_type] => utility
[patent_app_number] => 14/533463
[patent_app_country] => US
[patent_app_date] => 2014-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4907
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14533463
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/533463 | Lead frame strip with molding compound channels | Nov 4, 2014 | Issued |
Array
(
[id] => 10780007
[patent_doc_number] => 20160126163
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-05
[patent_title] => 'LEAD FRAME STRIP WITH MOLDING COMPOUND CHANNELS'
[patent_app_type] => utility
[patent_app_number] => 14/533463
[patent_app_country] => US
[patent_app_date] => 2014-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4907
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14533463
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/533463 | Lead frame strip with molding compound channels | Nov 4, 2014 | Issued |
Array
(
[id] => 16609465
[patent_doc_number] => 10910481
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-02
[patent_title] => Semiconductor device with improved insulated gate
[patent_app_type] => utility
[patent_app_number] => 14/533688
[patent_app_country] => US
[patent_app_date] => 2014-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 40
[patent_no_of_words] => 7779
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14533688
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/533688 | Semiconductor device with improved insulated gate | Nov 4, 2014 | Issued |
Array
(
[id] => 10351288
[patent_doc_number] => 20150236293
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-20
[patent_title] => 'ORGANIC LIGHT EMITTING DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/532605
[patent_app_country] => US
[patent_app_date] => 2014-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 7374
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14532605
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/532605 | ORGANIC LIGHT EMITTING DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME | Nov 3, 2014 | Abandoned |
Array
(
[id] => 13951111
[patent_doc_number] => 10211337
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-19
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/034286
[patent_app_country] => US
[patent_app_date] => 2014-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 3578
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 341
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15034286
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/034286 | Semiconductor device | Oct 21, 2014 | Issued |
Array
(
[id] => 9928330
[patent_doc_number] => 20150076522
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-19
[patent_title] => 'SEMICONDUCTOR DEVICES WITH HETEROJUNCTION BARRIER REGIONS AND METHODS OF FABRICATING SAME'
[patent_app_type] => utility
[patent_app_number] => 14/499390
[patent_app_country] => US
[patent_app_date] => 2014-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7732
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14499390
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/499390 | Semiconductor devices with heterojunction barrier regions and methods of fabricating same | Sep 28, 2014 | Issued |
Array
(
[id] => 9789731
[patent_doc_number] => 20150001675
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-01
[patent_title] => 'METHOD FOR INCLUDING DECOUPLING CAPACITORS INTO SEMICONDUCTOR CIRCUIT HAVING LOGIC CIRCUIT THEREIN AND SEMICONDUCTOR CIRCUIT THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/490690
[patent_app_country] => US
[patent_app_date] => 2014-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3935
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14490690
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/490690 | METHOD FOR INCLUDING DECOUPLING CAPACITORS INTO SEMICONDUCTOR CIRCUIT HAVING LOGIC CIRCUIT THEREIN AND SEMICONDUCTOR CIRCUIT THEREOF | Sep 18, 2014 | Abandoned |
Array
(
[id] => 10967625
[patent_doc_number] => 20140370658
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-18
[patent_title] => 'ROOM TEMPERATURE METAL DIRECT BONDING'
[patent_app_type] => utility
[patent_app_number] => 14/474476
[patent_app_country] => US
[patent_app_date] => 2014-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9159
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14474476
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/474476 | Room temperature metal direct bonding | Sep 1, 2014 | Issued |
Array
(
[id] => 10563591
[patent_doc_number] => 09287272
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-15
[patent_title] => 'Metal trench capacitor and improved isolation and methods of manufacture'
[patent_app_type] => utility
[patent_app_number] => 14/467580
[patent_app_country] => US
[patent_app_date] => 2014-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 6799
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14467580
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/467580 | Metal trench capacitor and improved isolation and methods of manufacture | Aug 24, 2014 | Issued |
Array
(
[id] => 10576950
[patent_doc_number] => 09299600
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-29
[patent_title] => 'Method for repairing an oxide layer and method for manufacturing a semiconductor structure applying the same'
[patent_app_type] => utility
[patent_app_number] => 14/444131
[patent_app_country] => US
[patent_app_date] => 2014-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 17
[patent_no_of_words] => 2034
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14444131
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/444131 | Method for repairing an oxide layer and method for manufacturing a semiconductor structure applying the same | Jul 27, 2014 | Issued |
Array
(
[id] => 10681581
[patent_doc_number] => 20160027726
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-01-28
[patent_title] => 'SEMICONDUCTOR DEVICE HAVING AN AIRGAP DEFINED AT LEAST PARTIALLY BY A PROTECTIVE STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 14/444104
[patent_app_country] => US
[patent_app_date] => 2014-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 12028
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14444104
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/444104 | Semiconductor device having an airgap defined at least partially by a protective structure | Jul 27, 2014 | Issued |
Array
(
[id] => 10343534
[patent_doc_number] => 20150228538
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-13
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/444696
[patent_app_country] => US
[patent_app_date] => 2014-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 6073
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14444696
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/444696 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF | Jul 27, 2014 | Abandoned |