Sun Mi Kim King

Array ( [id] => 8506601 [patent_doc_number] => 20120306009 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-12-06 [patent_title] => 'INTEGRATION OF SUPERJUNCTION MOSFET AND DIODE' [patent_app_type] => utility [patent_app_number] => 13/153178 [patent_app_country] => US [patent_app_date] => 2011-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5100 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13153178 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7648645 [patent_doc_number] => 20110297914 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-12-08 [patent_title] => 'GALLIUM NITRIDE-BASED FLIP-CHIP LIGHT-EMITTING DIODE WITH DOUBLE REFLECTIVE LAYERS ON ITS SIDE AND FABRICATION METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 13/153152 [patent_app_country] => US [patent_app_date] => 2011-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1737 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0297/20110297914.pdf [firstpage_image] =>[orig_patent_app_number] => 13153152 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9015973 [patent_doc_number] => 20130230937 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-09-05 [patent_title] => 'METHOD FOR MANUFACTURING PERPENDICULAR LED' [patent_app_type] => utility [patent_app_number] => 13/988325 [patent_app_country] => US [patent_app_date] => 2011-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2940 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13988325 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8760004 [patent_doc_number] => 08420524 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-04-16 [patent_title] => 'Void boundary structures, semiconductor devices having the void boundary structures and methods of forming the same' [patent_app_type] => utility [patent_app_number] => 13/067004 [patent_app_country] => US [patent_app_date] => 2011-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 6611 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 207 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13067004 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8469742 [patent_doc_number] => 08298920 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-30 [patent_title] => 'Chip ID applying method suitable for use in semiconductor integrated circuit' [patent_app_type] => utility [patent_app_number] => 13/087716 [patent_app_country] => US [patent_app_date] => 2011-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 15 [patent_no_of_words] => 6288 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 218 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13087716 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11615495 [patent_doc_number] => 09653358 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2017-05-16 [patent_title] => 'Semiconductor device structure and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 13/133061 [patent_app_country] => US [patent_app_date] => 2011-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 33 [patent_no_of_words] => 6717 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 233 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13133061 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9255148 [patent_doc_number] => 08618566 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-12-31 [patent_title] => 'Light emitting device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 13/023013 [patent_app_country] => US [patent_app_date] => 2011-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 6348 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13023013 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9455078 [patent_doc_number] => 08716085 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-05-06 [patent_title] => 'Method of fabricating high-voltage semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/985093 [patent_app_country] => US [patent_app_date] => 2011-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 7075 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12985093 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10019424 [patent_doc_number] => 09061895 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-06-23 [patent_title] => 'Micromechanical structure comprising a mobile part having stops for out-of plane displacements of the structure and its production process' [patent_app_type] => utility [patent_app_number] => 12/974540 [patent_app_country] => US [patent_app_date] => 2010-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 28 [patent_no_of_words] => 10533 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 449 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12974540 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6199656 [patent_doc_number] => 20110062442 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-17 [patent_title] => 'Semiconductor Device Test Structures and Methods' [patent_app_type] => utility [patent_app_number] => 12/949088 [patent_app_country] => US [patent_app_date] => 2010-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 9911 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0062/20110062442.pdf [firstpage_image] =>[orig_patent_app_number] => 12949088 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5929406 [patent_doc_number] => 20110039365 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-17 [patent_title] => 'METHOD FOR FABRICATING SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/913340 [patent_app_country] => US [patent_app_date] => 2010-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 8742 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0039/20110039365.pdf [firstpage_image] =>[orig_patent_app_number] => 12913340 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9575183 [patent_doc_number] => 08765596 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2014-07-01 [patent_title] => 'Atomic layer profiling of diffusion barrier and metal seed layers' [patent_app_type] => utility [patent_app_number] => 12/910623 [patent_app_country] => US [patent_app_date] => 2010-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 23 [patent_no_of_words] => 10635 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12910623 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6177500 [patent_doc_number] => 20110121309 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-26 [patent_title] => 'METHOD OF FABRICATING POLYSILICON LAYER, THIN FILM TRANSISTOR, ORGANIC LIGHT EMITTING DIODE DISPLAY DEVICE INCLUDING THE SAME, AND METHOD OF FABRICATING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/890002 [patent_app_country] => US [patent_app_date] => 2010-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3970 [patent_no_of_claims] => 50 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0121/20110121309.pdf [firstpage_image] =>[orig_patent_app_number] => 12890002 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9711525 [patent_doc_number] => 08836101 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-09-16 [patent_title] => 'Multi-chip semiconductor packages and assembly thereof' [patent_app_type] => utility [patent_app_number] => 12/889738 [patent_app_country] => US [patent_app_date] => 2010-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 22 [patent_no_of_words] => 4716 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12889738 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8049597 [patent_doc_number] => 20120074533 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-03-29 [patent_title] => 'Structures And Techniques For Atomic Layer Deposition' [patent_app_type] => utility [patent_app_number] => 12/890051 [patent_app_country] => US [patent_app_date] => 2010-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7794 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0074/20120074533.pdf [firstpage_image] =>[orig_patent_app_number] => 12890051 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6169831 [patent_doc_number] => 20110175134 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-07-21 [patent_title] => 'PACKAGE STRUCTURE AND LED PACKAGE STRUCTURE' [patent_app_type] => utility [patent_app_number] => 12/889875 [patent_app_country] => US [patent_app_date] => 2010-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4144 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0175/20110175134.pdf [firstpage_image] =>[orig_patent_app_number] => 12889875 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8049551 [patent_doc_number] => 20120074515 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-03-29 [patent_title] => 'Noise Decoupling Structure with Through-Substrate Vias' [patent_app_type] => utility [patent_app_number] => 12/889650 [patent_app_country] => US [patent_app_date] => 2010-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2246 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0074/20120074515.pdf [firstpage_image] =>[orig_patent_app_number] => 12889650 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7577232 [patent_doc_number] => 20110291114 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-12-01 [patent_title] => 'LED PACKAGE STRUCTURE' [patent_app_type] => utility [patent_app_number] => 12/889942 [patent_app_country] => US [patent_app_date] => 2010-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5897 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0291/20110291114.pdf [firstpage_image] =>[orig_patent_app_number] => 12889942 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9649280 [patent_doc_number] => 08803300 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-08-12 [patent_title] => 'Integrated circuit packaging system with protective coating and method of manufacture thereof' [patent_app_type] => utility [patent_app_number] => 12/889911 [patent_app_country] => US [patent_app_date] => 2010-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 3776 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12889911 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5972611 [patent_doc_number] => 20110068381 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-24 [patent_title] => 'IMAGE SENSOR PIXEL CIRCUIT' [patent_app_type] => utility [patent_app_number] => 12/889537 [patent_app_country] => US [patent_app_date] => 2010-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2245 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0068/20110068381.pdf [firstpage_image] =>[orig_patent_app_number] => 12889537 [rel_patent_id] =>[rel_patent_doc_number] =>)