
Sung Il Cho
Examiner (ID: 13560, Phone: (571)270-0137 , Office: P/2825 )
| Most Active Art Unit | 2825 |
| Art Unit(s) | 2825 |
| Total Applications | 629 |
| Issued Applications | 517 |
| Pending Applications | 85 |
| Abandoned Applications | 50 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19507622
[patent_doc_number] => 12119051
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-15
[patent_title] => Memory array reset read operation
[patent_app_type] => utility
[patent_app_number] => 17/884861
[patent_app_country] => US
[patent_app_date] => 2022-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 14858
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17884861
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/884861 | Memory array reset read operation | Aug 9, 2022 | Issued |
Array
(
[id] => 19244312
[patent_doc_number] => 12014763
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-18
[patent_title] => Magnetic junction memory device and writing method thereof
[patent_app_type] => utility
[patent_app_number] => 17/882790
[patent_app_country] => US
[patent_app_date] => 2022-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 8897
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17882790
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/882790 | Magnetic junction memory device and writing method thereof | Aug 7, 2022 | Issued |
Array
(
[id] => 18943157
[patent_doc_number] => 20240038296
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => READ ASSIST CIRCUIT FOR MEMORY DEVICE AND OPERATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/873686
[patent_app_country] => US
[patent_app_date] => 2022-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6518
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17873686
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/873686 | Read assist circuit for memory device and operation method thereof | Jul 25, 2022 | Issued |
Array
(
[id] => 20203925
[patent_doc_number] => 12406708
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-02
[patent_title] => Memory device with unipolar selector
[patent_app_type] => utility
[patent_app_number] => 17/873297
[patent_app_country] => US
[patent_app_date] => 2022-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 24
[patent_no_of_words] => 4275
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17873297
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/873297 | Memory device with unipolar selector | Jul 25, 2022 | Issued |
Array
(
[id] => 18008203
[patent_doc_number] => 20220366970
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-17
[patent_title] => BITLINE PRECHARGE SYSTEM FOR A SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/815003
[patent_app_country] => US
[patent_app_date] => 2022-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3291
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17815003
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/815003 | Bitline precharge system for a semiconductor memory device | Jul 25, 2022 | Issued |
Array
(
[id] => 17963388
[patent_doc_number] => 20220343969
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-27
[patent_title] => LOGICAL OPERATIONS USING MEMORY CELLS
[patent_app_type] => utility
[patent_app_number] => 17/859992
[patent_app_country] => US
[patent_app_date] => 2022-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8392
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17859992
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/859992 | Logical operations using memory cells | Jul 6, 2022 | Issued |
Array
(
[id] => 18735526
[patent_doc_number] => 11804267
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-31
[patent_title] => Memory system having semiconductor memory device that performs verify operations using various verify voltages
[patent_app_type] => utility
[patent_app_number] => 17/852683
[patent_app_country] => US
[patent_app_date] => 2022-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 28
[patent_no_of_words] => 14247
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17852683
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/852683 | Memory system having semiconductor memory device that performs verify operations using various verify voltages | Jun 28, 2022 | Issued |
Array
(
[id] => 18123223
[patent_doc_number] => 20230008833
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-12
[patent_title] => SERIAL WORD LINE ACTUATION WITH LINKED SOURCE VOLTAGE SUPPLY MODULATION FOR AN IN-MEMORY COMPUTE OPERATION WHERE SIMULTANEOUS ACCESS IS MADE TO PLURAL ROWS OF A STATIC RANDOM ACCESS MEMORY (SRAM)
[patent_app_type] => utility
[patent_app_number] => 17/849903
[patent_app_country] => US
[patent_app_date] => 2022-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8614
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -31
[patent_words_short_claim] => 264
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17849903
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/849903 | Serial word line actuation with linked source voltage supply modulation for an in-memory compute operation where simultaneous access is made to plural rows of a static random access memory (SRAM) | Jun 26, 2022 | Issued |
Array
(
[id] => 19183585
[patent_doc_number] => 11990181
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-21
[patent_title] => Low-power static random access memory
[patent_app_type] => utility
[patent_app_number] => 18/251251
[patent_app_country] => US
[patent_app_date] => 2022-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 3080
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18251251
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/251251 | Low-power static random access memory | Jun 20, 2022 | Issued |
Array
(
[id] => 17917216
[patent_doc_number] => 20220319612
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => SYSTEMS AND METHODS INVOLVING HARDWARE-BASED RESET OF UNRESPONSIVE MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/845785
[patent_app_country] => US
[patent_app_date] => 2022-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4158
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17845785
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/845785 | Systems and methods involving hardware-based reset of unresponsive memory devices | Jun 20, 2022 | Issued |
Array
(
[id] => 18905752
[patent_doc_number] => 20240021237
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-18
[patent_title] => LOW-POWER STATIC RANDOM ACCESS MEMORY
[patent_app_type] => utility
[patent_app_number] => 18/000694
[patent_app_country] => US
[patent_app_date] => 2022-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5219
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18000694
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/000694 | Low-power static random access memory | Jun 20, 2022 | Issued |
Array
(
[id] => 19392496
[patent_doc_number] => 20240282366
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-22
[patent_title] => AUGMENTED MEMORY COMPUTING: A NEW PATHWAY FOR EFFICIENT AI COMPUTATIONS
[patent_app_type] => utility
[patent_app_number] => 18/571407
[patent_app_country] => US
[patent_app_date] => 2022-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9855
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18571407
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/571407 | AUGMENTED MEMORY COMPUTING: A NEW PATHWAY FOR EFFICIENT AI COMPUTATIONS | Jun 19, 2022 | Pending |
Array
(
[id] => 19444225
[patent_doc_number] => 12094510
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-17
[patent_title] => Magnetoresistive random access memory (MRAM) with end of life margin sensor
[patent_app_type] => utility
[patent_app_number] => 17/807518
[patent_app_country] => US
[patent_app_date] => 2022-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 9732
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17807518
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/807518 | Magnetoresistive random access memory (MRAM) with end of life margin sensor | Jun 16, 2022 | Issued |
Array
(
[id] => 19926003
[patent_doc_number] => 12300295
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-13
[patent_title] => Secure wear levelling of non-volatile memory based on Galois field circuit
[patent_app_type] => utility
[patent_app_number] => 17/842329
[patent_app_country] => US
[patent_app_date] => 2022-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 32
[patent_no_of_words] => 11857
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17842329
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/842329 | Secure wear levelling of non-volatile memory based on Galois field circuit | Jun 15, 2022 | Issued |
Array
(
[id] => 18848457
[patent_doc_number] => 20230410861
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => MEMORY DEVICE AND DATA SEARCHING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/841866
[patent_app_country] => US
[patent_app_date] => 2022-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8225
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17841866
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/841866 | Memory device and data searching method thereof | Jun 15, 2022 | Issued |
Array
(
[id] => 19335338
[patent_doc_number] => 20240249768
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-25
[patent_title] => METHOD AND DEVICE FOR IN-MEMORY CUMULATIVE DISTRIBUTION TABLE BASED RANDOM SAMPLER
[patent_app_type] => utility
[patent_app_number] => 18/564481
[patent_app_country] => US
[patent_app_date] => 2022-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7488
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18564481
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/564481 | Method and device for in-memory cumulative distribution table based random sampler | May 30, 2022 | Issued |
Array
(
[id] => 18789061
[patent_doc_number] => 20230377674
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-23
[patent_title] => COMPONENT OVERPROVISIONING IN LAYERED DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/664342
[patent_app_country] => US
[patent_app_date] => 2022-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6770
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17664342
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/664342 | Component overprovisioning in layered devices | May 19, 2022 | Issued |
Array
(
[id] => 17840483
[patent_doc_number] => 20220277789
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-01
[patent_title] => Compensation Word Line Driver
[patent_app_type] => utility
[patent_app_number] => 17/749325
[patent_app_country] => US
[patent_app_date] => 2022-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8626
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17749325
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/749325 | Compensation word line driver | May 19, 2022 | Issued |
Array
(
[id] => 18846826
[patent_doc_number] => 20230409230
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => Memory Die Management
[patent_app_type] => utility
[patent_app_number] => 17/746068
[patent_app_country] => US
[patent_app_date] => 2022-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5921
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17746068
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/746068 | Memory die management | May 16, 2022 | Issued |
Array
(
[id] => 17833370
[patent_doc_number] => 20220270674
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-25
[patent_title] => MEMORY DEVICE WITH WORD LINE PULSE RECOVERY
[patent_app_type] => utility
[patent_app_number] => 17/743073
[patent_app_country] => US
[patent_app_date] => 2022-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13652
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17743073
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/743073 | Memory device with word line pulse recovery | May 11, 2022 | Issued |