Suresh Suryawanshi

Array ( [id] => 6204052 [patent_doc_number] => 20110066838 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-17 [patent_title] => 'INFORMATION PROCESSING DEVICE, INFORMATION PROCESSING METHOD, AND COMPUTER PROGRAM AND INTEGRATED CIRCUIT FOR THE REALIZATION THEREOF' [patent_app_type] => utility [patent_app_number] => 12/991516 [patent_app_country] => US [patent_app_date] => 2009-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 16085 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0066/20110066838.pdf [firstpage_image] =>[orig_patent_app_number] => 12991516 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9289374 [patent_doc_number] => 08645731 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-02-04 [patent_title] => 'Charge suspend feature for a mobile device' [patent_app_type] => utility [patent_app_number] => 12/991094 [patent_app_country] => US [patent_app_date] => 2009-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 7905 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12991094 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8424674 [patent_doc_number] => 08281172 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-02 [patent_title] => 'Server with multiple power supplies transitioning first power supply from its online state to its standby state and second power supply to its deep-sleep state' [patent_app_type] => utility [patent_app_number] => 12/432905 [patent_app_country] => US [patent_app_date] => 2009-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2622 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12432905 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8170761 [patent_doc_number] => 08176349 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-05-08 [patent_title] => 'Look-ahead processor for signaling suitable non-idle performance state for main processor' [patent_app_type] => utility [patent_app_number] => 12/433314 [patent_app_country] => US [patent_app_date] => 2009-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1682 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/176/08176349.pdf [firstpage_image] =>[orig_patent_app_number] => 12433314 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8260011 [patent_doc_number] => 08209528 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-06-26 [patent_title] => 'Method and system for certifying a circuit card lacking any non-volatile memory as being compatible with a computer' [patent_app_type] => utility [patent_app_number] => 12/431075 [patent_app_country] => US [patent_app_date] => 2009-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4916 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12431075 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6592978 [patent_doc_number] => 20100274943 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-28 [patent_title] => 'LINE-CARD DISABLING FOR POWER MANAGEMENT' [patent_app_type] => utility [patent_app_number] => 12/431628 [patent_app_country] => US [patent_app_date] => 2009-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3666 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0274/20100274943.pdf [firstpage_image] =>[orig_patent_app_number] => 12431628 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8220187 [patent_doc_number] => 08195968 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-06-05 [patent_title] => 'System and method for power reduction by sequestering at least one device or partition in a platform from operating system access' [patent_app_type] => utility [patent_app_number] => 12/384552 [patent_app_country] => US [patent_app_date] => 2009-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5039 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/195/08195968.pdf [firstpage_image] =>[orig_patent_app_number] => 12384552 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4479236 [patent_doc_number] => 07945770 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-05-17 [patent_title] => 'Information processing apparatus and method for executing plug and play processing via a predetermined communication medium' [patent_app_type] => utility [patent_app_number] => 12/409325 [patent_app_country] => US [patent_app_date] => 2009-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4489 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/945/07945770.pdf [firstpage_image] =>[orig_patent_app_number] => 12409325 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5437726 [patent_doc_number] => 20090172313 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-02 [patent_title] => 'ELECTRONIC DEVICE WITH SERIAL ATA INTERFACE AND POWER SAVING METHOD FOR SERIAL ATA BUSES' [patent_app_type] => utility [patent_app_number] => 12/398544 [patent_app_country] => US [patent_app_date] => 2009-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8669 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0172/20090172313.pdf [firstpage_image] =>[orig_patent_app_number] => 12398544 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5437617 [patent_doc_number] => 20090172204 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-02 [patent_title] => 'ELECTRONIC DEVICE WITH SERIAL ATA INTERFACE AND POWER SAVING METHOD FOR SERIAL ATA BUSES' [patent_app_type] => utility [patent_app_number] => 12/398499 [patent_app_country] => US [patent_app_date] => 2009-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8669 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0172/20090172204.pdf [firstpage_image] =>[orig_patent_app_number] => 12398499 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 58605 [patent_doc_number] => 07770041 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-08-03 [patent_title] => 'Electronic device with serial ATA interface and power saving method for serial ATA buses' [patent_app_type] => utility [patent_app_number] => 12/398585 [patent_app_country] => US [patent_app_date] => 2009-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 8669 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 207 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/770/07770041.pdf [firstpage_image] =>[orig_patent_app_number] => 12398585 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5387484 [patent_doc_number] => 20090228729 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-10 [patent_title] => 'Selective Power-Down For High Performance CPU/System' [patent_app_type] => utility [patent_app_number] => 12/389006 [patent_app_country] => US [patent_app_date] => 2009-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6580 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0228/20090228729.pdf [firstpage_image] =>[orig_patent_app_number] => 12389006 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8022701 [patent_doc_number] => 08140869 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-03-20 [patent_title] => 'Central power management' [patent_app_type] => utility [patent_app_number] => 12/365982 [patent_app_country] => US [patent_app_date] => 2009-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 7088 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/140/08140869.pdf [firstpage_image] =>[orig_patent_app_number] => 12365982 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5535276 [patent_doc_number] => 20090235064 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-17 [patent_title] => 'OVERLAPPING STATE AREAS FOR PROGRAMMABLE CRYPTO PROCESSING CIRCUITS' [patent_app_type] => utility [patent_app_number] => 12/366619 [patent_app_country] => US [patent_app_date] => 2009-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 7641 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0235/20090235064.pdf [firstpage_image] =>[orig_patent_app_number] => 12366619 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8149270 [patent_doc_number] => 08166289 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-04-24 [patent_title] => 'Trusted boot' [patent_app_type] => utility [patent_app_number] => 12/366602 [patent_app_country] => US [patent_app_date] => 2009-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 21 [patent_no_of_words] => 7779 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/166/08166289.pdf [firstpage_image] =>[orig_patent_app_number] => 12366602 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7803704 [patent_doc_number] => 08131988 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-03-06 [patent_title] => 'Secure boot device' [patent_app_type] => utility [patent_app_number] => 12/362606 [patent_app_country] => US [patent_app_date] => 2009-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2016 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/131/08131988.pdf [firstpage_image] =>[orig_patent_app_number] => 12362606 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8149271 [patent_doc_number] => 08166288 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-04-24 [patent_title] => 'Managing requests of operating systems executing in virtual machines' [patent_app_type] => utility [patent_app_number] => 12/362598 [patent_app_country] => US [patent_app_date] => 2009-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2872 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/166/08166288.pdf [firstpage_image] =>[orig_patent_app_number] => 12362598 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4483668 [patent_doc_number] => RE042444 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2011-06-07 [patent_title] => 'Method for managing resources in a reconfigurable computer having programmable logic resources where automatically swapping configuration data between a secondary storage device and the programmable logic resources' [patent_app_type] => reissue [patent_app_number] => 12/322325 [patent_app_country] => US [patent_app_date] => 2009-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6481 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/042/RE042444.pdf [firstpage_image] =>[orig_patent_app_number] => 12322325 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7679599 [patent_doc_number] => 20100106988 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-29 [patent_title] => 'CONTROL METHOD WITH MANAGEMENT SERVER APPARATUS FOR STORAGE DEVICE AND AIR CONDITIONER AND STORAGE SYSTEM' [patent_app_type] => utility [patent_app_number] => 12/361816 [patent_app_country] => US [patent_app_date] => 2009-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 9749 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0106/20100106988.pdf [firstpage_image] =>[orig_patent_app_number] => 12361816 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6479434 [patent_doc_number] => 20100191994 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-29 [patent_title] => 'METHOD AND APPARATUS FOR CONTROLLING ENERGY CONSUMPTION DURING RESOURCE SHARING' [patent_app_type] => utility [patent_app_number] => 12/362193 [patent_app_country] => US [patent_app_date] => 2009-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7413 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0191/20100191994.pdf [firstpage_image] =>[orig_patent_app_number] => 12362193 [rel_patent_id] =>[rel_patent_doc_number] =>)