Suresh Suryawanshi

Array ( [id] => 180059 [patent_doc_number] => 07657775 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-02-02 [patent_title] => 'Dynamic memory clock adjustments' [patent_app_type] => utility [patent_app_number] => 11/944429 [patent_app_country] => US [patent_app_date] => 2007-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5251 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/657/07657775.pdf [firstpage_image] =>[orig_patent_app_number] => 11944429 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5430261 [patent_doc_number] => 20090089571 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-02 [patent_title] => 'MOTHERBOARD AND START-UP METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 11/941978 [patent_app_country] => US [patent_app_date] => 2007-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1007 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0089/20090089571.pdf [firstpage_image] =>[orig_patent_app_number] => 11941978 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4830122 [patent_doc_number] => 20080126827 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-29 [patent_title] => 'METHOD, APPARATUS, AND PROGRAM FOR MINIMIZING INVALID CACHE NOTIFICATION EVENTS IN A DISTRIBUTED CACHING ENVIRONMENT' [patent_app_type] => utility [patent_app_number] => 11/942468 [patent_app_country] => US [patent_app_date] => 2007-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3458 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0126/20080126827.pdf [firstpage_image] =>[orig_patent_app_number] => 11942468 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5280702 [patent_doc_number] => 20090132834 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-21 [patent_title] => 'Distributing Integrated Circuit Net Power Accurately in Power and Thermal Analysis' [patent_app_type] => utility [patent_app_number] => 11/942030 [patent_app_country] => US [patent_app_date] => 2007-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5284 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0132/20090132834.pdf [firstpage_image] =>[orig_patent_app_number] => 11942030 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4956429 [patent_doc_number] => 20080189453 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-08-07 [patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD OF OPERATING THE SAME' [patent_app_type] => utility [patent_app_number] => 11/941169 [patent_app_country] => US [patent_app_date] => 2007-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4054 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0189/20080189453.pdf [firstpage_image] =>[orig_patent_app_number] => 11941169 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7495135 [patent_doc_number] => 08032772 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-10-04 [patent_title] => 'Method, apparatus, and system for optimizing frequency and performance in a multi-die microprocessor' [patent_app_type] => utility [patent_app_number] => 11/940958 [patent_app_country] => US [patent_app_date] => 2007-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2235 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/032/08032772.pdf [firstpage_image] =>[orig_patent_app_number] => 11940958 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5280705 [patent_doc_number] => 20090132837 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-21 [patent_title] => 'System and Method for Dynamically Selecting Clock Frequency' [patent_app_type] => utility [patent_app_number] => 11/941021 [patent_app_country] => US [patent_app_date] => 2007-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4710 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0132/20090132837.pdf [firstpage_image] =>[orig_patent_app_number] => 11941021 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4522376 [patent_doc_number] => 07917743 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-03-29 [patent_title] => 'System and method for a remote information handling system boot' [patent_app_type] => utility [patent_app_number] => 11/939659 [patent_app_country] => US [patent_app_date] => 2007-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2553 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/917/07917743.pdf [firstpage_image] =>[orig_patent_app_number] => 11939659 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4488359 [patent_doc_number] => 07908469 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-03-15 [patent_title] => 'Method for executing power on self test on a computer system and updating SMBIOS information partially' [patent_app_type] => utility [patent_app_number] => 11/985149 [patent_app_country] => US [patent_app_date] => 2007-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3647 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/908/07908469.pdf [firstpage_image] =>[orig_patent_app_number] => 11985149 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7972161 [patent_doc_number] => 07941659 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-05-10 [patent_title] => 'External memory enabling a user to select an application program to be launched before launching an operating system' [patent_app_type] => utility [patent_app_number] => 11/981958 [patent_app_country] => US [patent_app_date] => 2007-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 5019 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/941/07941659.pdf [firstpage_image] =>[orig_patent_app_number] => 11981958 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 355567 [patent_doc_number] => 07493504 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-02-17 [patent_title] => 'System and method for interleaving point-of-load regulators' [patent_app_type] => utility [patent_app_number] => 11/927682 [patent_app_country] => US [patent_app_date] => 2007-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 4469 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/493/07493504.pdf [firstpage_image] =>[orig_patent_app_number] => 11927682 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4793955 [patent_doc_number] => 20080294929 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-11-27 [patent_title] => 'Data processing apparatus and method for controlling a transfer of payload data over a communication channel' [patent_app_type] => utility [patent_app_number] => 11/976606 [patent_app_country] => US [patent_app_date] => 2007-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 11454 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0294/20080294929.pdf [firstpage_image] =>[orig_patent_app_number] => 11976606 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 192936 [patent_doc_number] => 07644263 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-01-05 [patent_title] => 'Storage control system and boot control system' [patent_app_type] => utility [patent_app_number] => 11/873995 [patent_app_country] => US [patent_app_date] => 2007-10-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8349 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/644/07644263.pdf [firstpage_image] =>[orig_patent_app_number] => 11873995 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4530645 [patent_doc_number] => 07913104 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-03-22 [patent_title] => 'Method and apparatus for receive channel data alignment with minimized latency variation' [patent_app_type] => utility [patent_app_number] => 11/974309 [patent_app_country] => US [patent_app_date] => 2007-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7545 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/913/07913104.pdf [firstpage_image] =>[orig_patent_app_number] => 11974309 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4499895 [patent_doc_number] => 07904741 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-03-08 [patent_title] => 'Dynamic clock phase alignment between independent clock domains' [patent_app_type] => utility [patent_app_number] => 11/870985 [patent_app_country] => US [patent_app_date] => 2007-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 4415 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/904/07904741.pdf [firstpage_image] =>[orig_patent_app_number] => 11870985 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 58617 [patent_doc_number] => 07770047 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-08-03 [patent_title] => 'Apparatus and method to interface two different clock domains' [patent_app_type] => utility [patent_app_number] => 11/906559 [patent_app_country] => US [patent_app_date] => 2007-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 16 [patent_no_of_words] => 9789 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/770/07770047.pdf [firstpage_image] =>[orig_patent_app_number] => 11906559 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4499857 [patent_doc_number] => 07904734 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-03-08 [patent_title] => 'Increasing mean time between failures for power supplies' [patent_app_type] => utility [patent_app_number] => 11/849400 [patent_app_country] => US [patent_app_date] => 2007-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4048 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/904/07904734.pdf [firstpage_image] =>[orig_patent_app_number] => 11849400 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5325898 [patent_doc_number] => 20090063888 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-05 [patent_title] => 'METHOD AND APPARATUS FOR CLOCK CYCLE STEALING' [patent_app_type] => utility [patent_app_number] => 11/841179 [patent_app_country] => US [patent_app_date] => 2007-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4356 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0063/20090063888.pdf [firstpage_image] =>[orig_patent_app_number] => 11841179 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4585984 [patent_doc_number] => 07856570 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-12-21 [patent_title] => 'Method and apparatus for shaping electronic pulses' [patent_app_type] => utility [patent_app_number] => 11/844836 [patent_app_country] => US [patent_app_date] => 2007-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2664 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/856/07856570.pdf [firstpage_image] =>[orig_patent_app_number] => 11844836 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4462385 [patent_doc_number] => 07895426 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-02-22 [patent_title] => 'Secure power-on reset engine' [patent_app_type] => utility [patent_app_number] => 11/844449 [patent_app_country] => US [patent_app_date] => 2007-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 8909 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/895/07895426.pdf [firstpage_image] =>[orig_patent_app_number] => 11844449 [rel_patent_id] =>[rel_patent_doc_number] =>)