
Suresh Suryawanshi
Examiner (ID: 4736, Phone: (571)272-3668 , Office: P/2118 )
| Most Active Art Unit | 2116 |
| Art Unit(s) | 2118, 2121, 2116, 2115, 2185 |
| Total Applications | 1546 |
| Issued Applications | 1324 |
| Pending Applications | 89 |
| Abandoned Applications | 163 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4780125
[patent_doc_number] => 20080288123
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-20
[patent_title] => 'Method and apparatus for monitoring energy consumption of an electronic device'
[patent_app_type] => utility
[patent_app_number] => 11/750868
[patent_app_country] => US
[patent_app_date] => 2007-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5559
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0288/20080288123.pdf
[firstpage_image] =>[orig_patent_app_number] => 11750868
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/750868 | Method and apparatus for monitoring energy consumption of an electronic device | May 17, 2007 | Issued |
Array
(
[id] => 8183072
[patent_doc_number] => 08181006
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-05-15
[patent_title] => 'Method and device for securely configuring a terminal by means of a startup external data storage device'
[patent_app_type] => utility
[patent_app_number] => 12/300666
[patent_app_country] => US
[patent_app_date] => 2007-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 7330
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/181/08181006.pdf
[firstpage_image] =>[orig_patent_app_number] => 12300666
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/300666 | Method and device for securely configuring a terminal by means of a startup external data storage device | May 13, 2007 | Issued |
Array
(
[id] => 4591994
[patent_doc_number] => 07836293
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-11-16
[patent_title] => 'Accelerated deserialized boot implementation for a multiprocessor system'
[patent_app_type] => utility
[patent_app_number] => 11/800681
[patent_app_country] => US
[patent_app_date] => 2007-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 15
[patent_no_of_words] => 6041
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/836/07836293.pdf
[firstpage_image] =>[orig_patent_app_number] => 11800681
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/800681 | Accelerated deserialized boot implementation for a multiprocessor system | May 6, 2007 | Issued |
Array
(
[id] => 4961823
[patent_doc_number] => 20080276248
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-06
[patent_title] => 'Visibility-aware services'
[patent_app_type] => utility
[patent_app_number] => 11/799568
[patent_app_country] => US
[patent_app_date] => 2007-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3428
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0276/20080276248.pdf
[firstpage_image] =>[orig_patent_app_number] => 11799568
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/799568 | Visibility-aware services | May 1, 2007 | Issued |
Array
(
[id] => 4470082
[patent_doc_number] => 07882377
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-02-01
[patent_title] => 'Electronic device with flexible processing system'
[patent_app_type] => utility
[patent_app_number] => 11/799378
[patent_app_country] => US
[patent_app_date] => 2007-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2409
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/882/07882377.pdf
[firstpage_image] =>[orig_patent_app_number] => 11799378
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/799378 | Electronic device with flexible processing system | Apr 29, 2007 | Issued |
Array
(
[id] => 5017660
[patent_doc_number] => 20070260869
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-08
[patent_title] => 'Apparatus and Method for Booting a Computing Device from a NAND Memory Device'
[patent_app_type] => utility
[patent_app_number] => 11/741953
[patent_app_country] => US
[patent_app_date] => 2007-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2174
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0260/20070260869.pdf
[firstpage_image] =>[orig_patent_app_number] => 11741953
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/741953 | Apparatus and Method for Booting a Computing Device from a NAND Memory Device | Apr 29, 2007 | Abandoned |
Array
(
[id] => 37611
[patent_doc_number] => 07793122
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-09-07
[patent_title] => 'Power management method and system organizing an execution order of each command in a plurality of commands based on a predicted probability of success of each command'
[patent_app_type] => utility
[patent_app_number] => 11/741137
[patent_app_country] => US
[patent_app_date] => 2007-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8985
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/793/07793122.pdf
[firstpage_image] =>[orig_patent_app_number] => 11741137
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/741137 | Power management method and system organizing an execution order of each command in a plurality of commands based on a predicted probability of success of each command | Apr 26, 2007 | Issued |
Array
(
[id] => 18902
[patent_doc_number] => 07809934
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-10-05
[patent_title] => 'Security measures for preventing attacks that use test mechanisms'
[patent_app_type] => utility
[patent_app_number] => 11/741181
[patent_app_country] => US
[patent_app_date] => 2007-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 4869
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/809/07809934.pdf
[firstpage_image] =>[orig_patent_app_number] => 11741181
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/741181 | Security measures for preventing attacks that use test mechanisms | Apr 26, 2007 | Issued |
Array
(
[id] => 5200769
[patent_doc_number] => 20070300087
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-27
[patent_title] => 'POWER SUPPLY SYSTEM FOR CPU'
[patent_app_type] => utility
[patent_app_number] => 11/740294
[patent_app_country] => US
[patent_app_date] => 2007-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3393
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0300/20070300087.pdf
[firstpage_image] =>[orig_patent_app_number] => 11740294
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/740294 | Power supply system for CPU where an old generation CPU conforms to a second standard and a new generation CPU conforms to a first standard | Apr 25, 2007 | Issued |
Array
(
[id] => 4557353
[patent_doc_number] => 07890784
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-02-15
[patent_title] => 'Power supplying mode switching controller, image forming apparatus, and image reading apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/740596
[patent_app_country] => US
[patent_app_date] => 2007-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10518
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/890/07890784.pdf
[firstpage_image] =>[orig_patent_app_number] => 11740596
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/740596 | Power supplying mode switching controller, image forming apparatus, and image reading apparatus | Apr 25, 2007 | Issued |
Array
(
[id] => 4636962
[patent_doc_number] => 08015427
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-09-06
[patent_title] => 'System and method for prioritization of clock rates in a multi-core processor'
[patent_app_type] => utility
[patent_app_number] => 11/738841
[patent_app_country] => US
[patent_app_date] => 2007-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3541
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/015/08015427.pdf
[firstpage_image] =>[orig_patent_app_number] => 11738841
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/738841 | System and method for prioritization of clock rates in a multi-core processor | Apr 22, 2007 | Issued |
Array
(
[id] => 4889048
[patent_doc_number] => 20080263380
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-23
[patent_title] => 'GPS TIME SYNCRONIZATION FOR DATA DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/738825
[patent_app_country] => US
[patent_app_date] => 2007-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2102
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0263/20080263380.pdf
[firstpage_image] =>[orig_patent_app_number] => 11738825
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/738825 | GPS TIME SYNCRONIZATION FOR DATA DEVICE | Apr 22, 2007 | Abandoned |
Array
(
[id] => 107833
[patent_doc_number] => 07725750
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-25
[patent_title] => 'Method of transitioning between active mode and power-down mode in processor based system'
[patent_app_type] => utility
[patent_app_number] => 11/738531
[patent_app_country] => US
[patent_app_date] => 2007-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 8938
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/725/07725750.pdf
[firstpage_image] =>[orig_patent_app_number] => 11738531
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/738531 | Method of transitioning between active mode and power-down mode in processor based system | Apr 22, 2007 | Issued |
Array
(
[id] => 18981
[patent_doc_number] => 07809972
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-10-05
[patent_title] => 'Data processing apparatus and method for translating a signal between a first clock domain and a second clock domain'
[patent_app_type] => utility
[patent_app_number] => 11/729984
[patent_app_country] => US
[patent_app_date] => 2007-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10947
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 18
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/809/07809972.pdf
[firstpage_image] =>[orig_patent_app_number] => 11729984
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/729984 | Data processing apparatus and method for translating a signal between a first clock domain and a second clock domain | Mar 29, 2007 | Issued |
Array
(
[id] => 5167194
[patent_doc_number] => 20070288783
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-13
[patent_title] => 'Power consumption decrease memory management method'
[patent_app_type] => utility
[patent_app_number] => 11/729957
[patent_app_country] => US
[patent_app_date] => 2007-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 15359
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0288/20070288783.pdf
[firstpage_image] =>[orig_patent_app_number] => 11729957
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/729957 | Power consumption decrease memory management method | Mar 29, 2007 | Issued |
Array
(
[id] => 136435
[patent_doc_number] => 07702932
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-04-20
[patent_title] => 'Power management of a network by increasing a number of adjacent flows that share a computing device'
[patent_app_type] => utility
[patent_app_number] => 11/694529
[patent_app_country] => US
[patent_app_date] => 2007-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 12161
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/702/07702932.pdf
[firstpage_image] =>[orig_patent_app_number] => 11694529
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/694529 | Power management of a network by increasing a number of adjacent flows that share a computing device | Mar 29, 2007 | Issued |
Array
(
[id] => 4449001
[patent_doc_number] => 07865753
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-01-04
[patent_title] => 'Resource power controller to return a resource to an up state based on an estimate of a size of a gap in data traffic'
[patent_app_type] => utility
[patent_app_number] => 11/728993
[patent_app_country] => US
[patent_app_date] => 2007-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 3716
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/865/07865753.pdf
[firstpage_image] =>[orig_patent_app_number] => 11728993
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/728993 | Resource power controller to return a resource to an up state based on an estimate of a size of a gap in data traffic | Mar 27, 2007 | Issued |
Array
(
[id] => 4590040
[patent_doc_number] => 07831849
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-11-09
[patent_title] => 'Platform communication protocol'
[patent_app_type] => utility
[patent_app_number] => 11/729212
[patent_app_country] => US
[patent_app_date] => 2007-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 1846
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/831/07831849.pdf
[firstpage_image] =>[orig_patent_app_number] => 11729212
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/729212 | Platform communication protocol | Mar 27, 2007 | Issued |
Array
(
[id] => 4895332
[patent_doc_number] => 20080104432
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-01
[patent_title] => 'POWER COMBINING POWER SUPPLY SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 11/685707
[patent_app_country] => US
[patent_app_date] => 2007-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5248
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0104/20080104432.pdf
[firstpage_image] =>[orig_patent_app_number] => 11685707
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/685707 | Power combining power supply system | Mar 12, 2007 | Issued |
Array
(
[id] => 262481
[patent_doc_number] => RE040866
[patent_country] => US
[patent_kind] => E1
[patent_issue_date] => 2009-08-04
[patent_title] => 'System, method, and architecture for dynamic server power management and dynamic workload management for multiserver environment'
[patent_app_type] => reissue
[patent_app_number] => 11/709865
[patent_app_country] => US
[patent_app_date] => 2007-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 28
[patent_no_of_words] => 57561
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 710
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/RE/040/RE040866.pdf
[firstpage_image] =>[orig_patent_app_number] => 11709865
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/709865 | System, method, and architecture for dynamic server power management and dynamic workload management for multiserver environment | Feb 21, 2007 | Issued |