![](/images/general/no_picture/200_user.png)
Susan Dadio
Examiner (ID: 11306)
Most Active Art Unit | 1808 |
Art Unit(s) | 1808, 1651 |
Total Applications | 189 |
Issued Applications | 98 |
Pending Applications | 19 |
Abandoned Applications | 72 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 6359242
[patent_doc_number] => 20020058391
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-16
[patent_title] => 'Capacitor for a semiconductor device and method for forming the same'
[patent_app_type] => new
[patent_app_number] => 09/962327
[patent_app_country] => US
[patent_app_date] => 2001-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6322
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 31
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0058/20020058391.pdf
[firstpage_image] =>[orig_patent_app_number] => 09962327
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/962327 | Method for forming a capacitor of a semiconductor device | Sep 25, 2001 | Issued |
Array
(
[id] => 5968468
[patent_doc_number] => 20020090758
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-07-11
[patent_title] => ' Method and resulting device for manufacturing for double gated transistors'
[patent_app_type] => new
[patent_app_number] => 09/956486
[patent_app_country] => US
[patent_app_date] => 2001-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5456
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0090/20020090758.pdf
[firstpage_image] =>[orig_patent_app_number] => 09956486
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/956486 | Method and resulting device for manufacturing for double gated transistors | Sep 17, 2001 | Abandoned |
Array
(
[id] => 1092849
[patent_doc_number] => 06825095
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-11-30
[patent_title] => 'Methods of forming capacitors'
[patent_app_type] => B2
[patent_app_number] => 09/955632
[patent_app_country] => US
[patent_app_date] => 2001-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 4689
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/825/06825095.pdf
[firstpage_image] =>[orig_patent_app_number] => 09955632
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/955632 | Methods of forming capacitors | Sep 17, 2001 | Issued |
Array
(
[id] => 1520664
[patent_doc_number] => 06413821
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-07-02
[patent_title] => 'Method of fabricating semiconductor device including nonvolatile memory and peripheral circuit'
[patent_app_type] => B1
[patent_app_number] => 09/953856
[patent_app_country] => US
[patent_app_date] => 2001-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 22
[patent_no_of_words] => 5969
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 407
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/413/06413821.pdf
[firstpage_image] =>[orig_patent_app_number] => 09953856
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/953856 | Method of fabricating semiconductor device including nonvolatile memory and peripheral circuit | Sep 17, 2001 | Issued |
Array
(
[id] => 954383
[patent_doc_number] => 06958800
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-10-25
[patent_title] => 'Reflective liquid crystal display device including organic film prevented from being degraded due to moisture absorption'
[patent_app_type] => utility
[patent_app_number] => 09/953670
[patent_app_country] => US
[patent_app_date] => 2001-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 15278
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/958/06958800.pdf
[firstpage_image] =>[orig_patent_app_number] => 09953670
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/953670 | Reflective liquid crystal display device including organic film prevented from being degraded due to moisture absorption | Sep 16, 2001 | Issued |
Array
(
[id] => 1597057
[patent_doc_number] => 06384442
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-07
[patent_title] => 'Fabrication process for metal-insulator-metal capacitor with low gate resistance'
[patent_app_type] => B1
[patent_app_number] => 09/946983
[patent_app_country] => US
[patent_app_date] => 2001-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 23
[patent_no_of_words] => 7304
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 343
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/384/06384442.pdf
[firstpage_image] =>[orig_patent_app_number] => 09946983
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/946983 | Fabrication process for metal-insulator-metal capacitor with low gate resistance | Sep 5, 2001 | Issued |
Array
(
[id] => 6000003
[patent_doc_number] => 20020028546
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-03-07
[patent_title] => 'Method of fabricating deep submicron MOS transistor'
[patent_app_type] => new
[patent_app_number] => 09/947025
[patent_app_country] => US
[patent_app_date] => 2001-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2874
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0028/20020028546.pdf
[firstpage_image] =>[orig_patent_app_number] => 09947025
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/947025 | Method of fabricating deep submicron MOS transistor | Sep 3, 2001 | Abandoned |
Array
(
[id] => 1502775
[patent_doc_number] => 06465112
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-10-15
[patent_title] => 'Method for fabricating semiconductor device'
[patent_app_type] => B2
[patent_app_number] => 09/942906
[patent_app_country] => US
[patent_app_date] => 2001-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 28
[patent_no_of_words] => 5340
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/465/06465112.pdf
[firstpage_image] =>[orig_patent_app_number] => 09942906
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/942906 | Method for fabricating semiconductor device | Aug 30, 2001 | Issued |
Array
(
[id] => 6334204
[patent_doc_number] => 20020033505
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-03-21
[patent_title] => 'Semiconductor integrated circuit device and method of manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 09/939748
[patent_app_country] => US
[patent_app_date] => 2001-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 9814
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 17
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0033/20020033505.pdf
[firstpage_image] =>[orig_patent_app_number] => 09939748
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/939748 | Semiconductor integrated circuit device and method of manufacturing the same | Aug 27, 2001 | Abandoned |
Array
(
[id] => 6176745
[patent_doc_number] => 20020155677
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-24
[patent_title] => 'ELECTRONIC DEVICE WITH INTERLEAVED PORTIONS FOR USE IN INTEGRATED CIRCUITS'
[patent_app_type] => new
[patent_app_number] => 09/940328
[patent_app_country] => US
[patent_app_date] => 2001-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5246
[patent_no_of_claims] => 86
[patent_no_of_ind_claims] => 59
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0155/20020155677.pdf
[firstpage_image] =>[orig_patent_app_number] => 09940328
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/940328 | Electronic device with interleaved portions for use in integrated circuits | Aug 26, 2001 | Issued |
Array
(
[id] => 1466969
[patent_doc_number] => 06458652
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-01
[patent_title] => 'Methods of forming capacitor electrodes'
[patent_app_type] => B1
[patent_app_number] => 09/933913
[patent_app_country] => US
[patent_app_date] => 2001-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 4318
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/458/06458652.pdf
[firstpage_image] =>[orig_patent_app_number] => 09933913
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/933913 | Methods of forming capacitor electrodes | Aug 19, 2001 | Issued |
Array
(
[id] => 760782
[patent_doc_number] => 07011978
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-03-14
[patent_title] => 'Methods of forming capacitor constructions comprising perovskite-type dielectric materials with different amount of crystallinity regions'
[patent_app_type] => utility
[patent_app_number] => 09/932003
[patent_app_country] => US
[patent_app_date] => 2001-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 3384
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/011/07011978.pdf
[firstpage_image] =>[orig_patent_app_number] => 09932003
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/932003 | Methods of forming capacitor constructions comprising perovskite-type dielectric materials with different amount of crystallinity regions | Aug 16, 2001 | Issued |
Array
(
[id] => 6464457
[patent_doc_number] => 20020021394
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-02-21
[patent_title] => 'Liquid crystal display'
[patent_app_type] => new
[patent_app_number] => 09/929679
[patent_app_country] => US
[patent_app_date] => 2001-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2662
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 28
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0021/20020021394.pdf
[firstpage_image] =>[orig_patent_app_number] => 09929679
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/929679 | Liquid crystal display | Aug 13, 2001 | Issued |
Array
(
[id] => 1581129
[patent_doc_number] => 06423610
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-07-23
[patent_title] => 'Method for forming inner capacitor of semiconductor devices using oxide layers formed through a plurality of radially-arranged injecting holes of a SACVD equipment showerhead'
[patent_app_type] => B1
[patent_app_number] => 09/927535
[patent_app_country] => US
[patent_app_date] => 2001-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 2023
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/423/06423610.pdf
[firstpage_image] =>[orig_patent_app_number] => 09927535
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/927535 | Method for forming inner capacitor of semiconductor devices using oxide layers formed through a plurality of radially-arranged injecting holes of a SACVD equipment showerhead | Aug 12, 2001 | Issued |
Array
(
[id] => 5934229
[patent_doc_number] => 20020060759
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-23
[patent_title] => 'Fluorescent lamp and liquid crystal display device having the same'
[patent_app_type] => new
[patent_app_number] => 09/924677
[patent_app_country] => US
[patent_app_date] => 2001-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6201
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0060/20020060759.pdf
[firstpage_image] =>[orig_patent_app_number] => 09924677
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/924677 | Fluorescent lamp and liquid crystal display device having the same | Aug 8, 2001 | Issued |
Array
(
[id] => 1602599
[patent_doc_number] => 06432778
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-13
[patent_title] => 'Method of forming a system on chip (SOC) with nitride read only memory (NROM)'
[patent_app_type] => B1
[patent_app_number] => 09/682216
[patent_app_country] => US
[patent_app_date] => 2001-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4169
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 483
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/432/06432778.pdf
[firstpage_image] =>[orig_patent_app_number] => 09682216
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/682216 | Method of forming a system on chip (SOC) with nitride read only memory (NROM) | Aug 6, 2001 | Issued |
Array
(
[id] => 647511
[patent_doc_number] => 07119956
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-10-10
[patent_title] => 'Liquid crystal display with mixed polarizers for high temperature operations'
[patent_app_type] => utility
[patent_app_number] => 09/922679
[patent_app_country] => US
[patent_app_date] => 2001-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 2076
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/119/07119956.pdf
[firstpage_image] =>[orig_patent_app_number] => 09922679
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/922679 | Liquid crystal display with mixed polarizers for high temperature operations | Aug 5, 2001 | Issued |
Array
(
[id] => 1542694
[patent_doc_number] => 06372619
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-04-16
[patent_title] => 'Method for fabricating wafer level chip scale package with discrete package encapsulation'
[patent_app_type] => B1
[patent_app_number] => 09/918085
[patent_app_country] => US
[patent_app_date] => 2001-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 18
[patent_no_of_words] => 4880
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/372/06372619.pdf
[firstpage_image] =>[orig_patent_app_number] => 09918085
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/918085 | Method for fabricating wafer level chip scale package with discrete package encapsulation | Jul 29, 2001 | Issued |
Array
(
[id] => 7634838
[patent_doc_number] => 06656780
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-12-02
[patent_title] => 'Method of manufacturing a semiconductor device having nitrogen ions by twice RTA processes'
[patent_app_type] => B2
[patent_app_number] => 09/916518
[patent_app_country] => US
[patent_app_date] => 2001-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 9
[patent_no_of_words] => 1127
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/656/06656780.pdf
[firstpage_image] =>[orig_patent_app_number] => 09916518
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/916518 | Method of manufacturing a semiconductor device having nitrogen ions by twice RTA processes | Jul 26, 2001 | Issued |
Array
(
[id] => 6685992
[patent_doc_number] => 20030029715
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-13
[patent_title] => 'An Apparatus For Annealing Substrates In Physical Vapor Deposition Systems'
[patent_app_type] => new
[patent_app_number] => 09/916234
[patent_app_country] => US
[patent_app_date] => 2001-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7847
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0029/20030029715.pdf
[firstpage_image] =>[orig_patent_app_number] => 09916234
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/916234 | An Apparatus For Annealing Substrates In Physical Vapor Deposition Systems | Jul 24, 2001 | Abandoned |