
Susy N. Tsang Foster
Examiner (ID: 3540)
| Most Active Art Unit | 1745 |
| Art Unit(s) | 1745, 1753, 1795 |
| Total Applications | 451 |
| Issued Applications | 316 |
| Pending Applications | 57 |
| Abandoned Applications | 78 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12436509
[patent_doc_number] => 09978687
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-05-22
[patent_title] => Semiconductor substrate
[patent_app_type] => utility
[patent_app_number] => 15/403188
[patent_app_country] => US
[patent_app_date] => 2017-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3438
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 295
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15403188
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/403188 | Semiconductor substrate | Jan 10, 2017 | Issued |
Array
(
[id] => 13243101
[patent_doc_number] => 10134760
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-20
[patent_title] => FinFETs with various fin height
[patent_app_type] => utility
[patent_app_number] => 15/403055
[patent_app_country] => US
[patent_app_date] => 2017-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 5567
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15403055
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/403055 | FinFETs with various fin height | Jan 9, 2017 | Issued |
Array
(
[id] => 13271197
[patent_doc_number] => 10147685
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-04
[patent_title] => System-in-package devices with magnetic shielding
[patent_app_type] => utility
[patent_app_number] => 15/403046
[patent_app_country] => US
[patent_app_date] => 2017-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 6424
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15403046
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/403046 | System-in-package devices with magnetic shielding | Jan 9, 2017 | Issued |
Array
(
[id] => 11746702
[patent_doc_number] => 20170200775
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-13
[patent_title] => 'DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/403079
[patent_app_country] => US
[patent_app_date] => 2017-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6869
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15403079
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/403079 | Display device | Jan 9, 2017 | Issued |
Array
(
[id] => 13099409
[patent_doc_number] => 10069051
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-04
[patent_title] => Semiconductor package device and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/403057
[patent_app_country] => US
[patent_app_date] => 2017-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6278
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15403057
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/403057 | Semiconductor package device and method of manufacturing the same | Jan 9, 2017 | Issued |
Array
(
[id] => 12202407
[patent_doc_number] => 09905479
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-27
[patent_title] => 'Semiconductor devices with sidewall spacers of equal thickness'
[patent_app_type] => utility
[patent_app_number] => 15/398827
[patent_app_country] => US
[patent_app_date] => 2017-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 2960
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15398827
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/398827 | Semiconductor devices with sidewall spacers of equal thickness | Jan 4, 2017 | Issued |
Array
(
[id] => 11593060
[patent_doc_number] => 20170117473
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-27
[patent_title] => 'VAPOR DEPOSITION APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 15/398821
[patent_app_country] => US
[patent_app_date] => 2017-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 7091
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15398821
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/398821 | VAPOR DEPOSITION APPARATUS | Jan 4, 2017 | Abandoned |
Array
(
[id] => 11571819
[patent_doc_number] => 20170110463
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-20
[patent_title] => 'Imprinted Memory'
[patent_app_type] => utility
[patent_app_number] => 15/390498
[patent_app_country] => US
[patent_app_date] => 2016-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2796
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15390498
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/390498 | Imprinted Memory | Dec 23, 2016 | Abandoned |
Array
(
[id] => 11532656
[patent_doc_number] => 20170092634
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-30
[patent_title] => 'Semiconductor Package, Semiconductor Device and Method of Forming the Same'
[patent_app_type] => utility
[patent_app_number] => 15/373719
[patent_app_country] => US
[patent_app_date] => 2016-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3398
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15373719
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/373719 | Semiconductor package, semiconductor device and method of forming the same | Dec 8, 2016 | Issued |
Array
(
[id] => 11517476
[patent_doc_number] => 20170084550
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-23
[patent_title] => 'Backside Redistribution Layer (RDL) Structure'
[patent_app_type] => utility
[patent_app_number] => 15/370905
[patent_app_country] => US
[patent_app_date] => 2016-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 4576
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15370905
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/370905 | Backside redistribution layer (RDL) structure | Dec 5, 2016 | Issued |
Array
(
[id] => 14301177
[patent_doc_number] => 10290722
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-14
[patent_title] => Memory device and method of fabricating thereof
[patent_app_type] => utility
[patent_app_number] => 15/338490
[patent_app_country] => US
[patent_app_date] => 2016-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 5854
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15338490
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/338490 | Memory device and method of fabricating thereof | Oct 30, 2016 | Issued |
Array
(
[id] => 11446149
[patent_doc_number] => 20170047170
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-16
[patent_title] => 'PROCESS FOR THE PRODUCTION OF ELECTROLYTE CAPACITORS OF HIGH NOMINAL VOLTAGE'
[patent_app_type] => utility
[patent_app_number] => 15/337490
[patent_app_country] => US
[patent_app_date] => 2016-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 10632
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15337490
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/337490 | Process for the production of electrolyte capacitors of high nominal voltage | Oct 27, 2016 | Issued |
Array
(
[id] => 14294655
[patent_doc_number] => 10287444
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-14
[patent_title] => EMI shielding composition and process for applying it
[patent_app_type] => utility
[patent_app_number] => 15/296178
[patent_app_country] => US
[patent_app_date] => 2016-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 5763
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 299
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15296178
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/296178 | EMI shielding composition and process for applying it | Oct 17, 2016 | Issued |
Array
(
[id] => 11424995
[patent_doc_number] => 20170033142
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-02
[patent_title] => 'LIGHT RECEIVING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/292512
[patent_app_country] => US
[patent_app_date] => 2016-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4354
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15292512
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/292512 | Light receiving device | Oct 12, 2016 | Issued |
Array
(
[id] => 11404965
[patent_doc_number] => 20170025503
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-26
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/283999
[patent_app_country] => US
[patent_app_date] => 2016-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7840
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15283999
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/283999 | Semiconductor device and method of manufacturing semiconductor device | Oct 2, 2016 | Issued |
Array
(
[id] => 12596349
[patent_doc_number] => 20180090613
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-29
[patent_title] => METHOD FOR FABRICATING LDMOS WITH SELF-ALIGNED BODY
[patent_app_type] => utility
[patent_app_number] => 15/279190
[patent_app_country] => US
[patent_app_date] => 2016-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3516
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15279190
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/279190 | Method for fabricating LDMOS with self-aligned body | Sep 27, 2016 | Issued |
Array
(
[id] => 11532604
[patent_doc_number] => 20170092582
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-30
[patent_title] => 'SEMICONDUCTOR APPARATUS, SYSTEM, AND METHOD OF MANUFACTURING SEMICONDUCTOR APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 15/279135
[patent_app_country] => US
[patent_app_date] => 2016-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8571
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15279135
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/279135 | Semiconductor apparatus, system, and method of manufacturing semiconductor apparatus | Sep 27, 2016 | Issued |
Array
(
[id] => 12595923
[patent_doc_number] => 20180090471
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-29
[patent_title] => Package on Package Structure Having Package To Package Interconnect Composed of Packed Wires Having A Polygon Cross Section
[patent_app_type] => utility
[patent_app_number] => 15/279353
[patent_app_country] => US
[patent_app_date] => 2016-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4832
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15279353
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/279353 | Package on Package Structure Having Package To Package Interconnect Composed of Packed Wires Having A Polygon Cross Section | Sep 27, 2016 | Abandoned |
Array
(
[id] => 14177741
[patent_doc_number] => 10262891
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-16
[patent_title] => Substrate having two semiconductor materials on insulator
[patent_app_type] => utility
[patent_app_number] => 15/279236
[patent_app_country] => US
[patent_app_date] => 2016-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 21
[patent_no_of_words] => 4669
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 244
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15279236
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/279236 | Substrate having two semiconductor materials on insulator | Sep 27, 2016 | Issued |
Array
(
[id] => 13121753
[patent_doc_number] => 10079233
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-18
[patent_title] => Semiconductor device and method of forming the semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/279154
[patent_app_country] => US
[patent_app_date] => 2016-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 4052
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15279154
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/279154 | Semiconductor device and method of forming the semiconductor device | Sep 27, 2016 | Issued |