
Suzanne Lale Dino Barrett
Examiner (ID: 8983, Phone: (571)272-7053 , Office: P/3673 )
| Most Active Art Unit | 3508 |
| Art Unit(s) | 3675, 3627, 3673, 3676, 3508 |
| Total Applications | 3475 |
| Issued Applications | 2780 |
| Pending Applications | 176 |
| Abandoned Applications | 553 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18731522
[patent_doc_number] => 20230345842
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-26
[patent_title] => MAGNETIC MEMORY DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/726981
[patent_app_country] => US
[patent_app_date] => 2022-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11368
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17726981
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/726981 | MAGNETIC MEMORY DEVICE AND METHOD FOR MANUFACTURING THE SAME | Apr 21, 2022 | Pending |
Array
(
[id] => 19972441
[patent_doc_number] => 12341062
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-24
[patent_title] => Method for fabricating semiconductor device with liner structure
[patent_app_type] => utility
[patent_app_number] => 17/724158
[patent_app_country] => US
[patent_app_date] => 2022-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 3550
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17724158
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/724158 | Method for fabricating semiconductor device with liner structure | Apr 18, 2022 | Issued |
Array
(
[id] => 18336812
[patent_doc_number] => 20230128761
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-27
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR MANUFACTURING SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/722563
[patent_app_country] => US
[patent_app_date] => 2022-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9228
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17722563
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/722563 | Semiconductor structure and method for manufacturing semiconductor structure | Apr 17, 2022 | Issued |
Array
(
[id] => 18690070
[patent_doc_number] => 11785831
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-10
[patent_title] => Method for patterning a coating on a surface and device including a patterned coating
[patent_app_type] => utility
[patent_app_number] => 17/720218
[patent_app_country] => US
[patent_app_date] => 2022-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 101
[patent_figures_cnt] => 119
[patent_no_of_words] => 31095
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17720218
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/720218 | Method for patterning a coating on a surface and device including a patterned coating | Apr 12, 2022 | Issued |
Array
(
[id] => 17780503
[patent_doc_number] => 20220246853
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-04
[patent_title] => METHOD FOR PATTERNING A COATING ON A SURFACE AND DEVICE INCLUDING A PATTERNED COATING
[patent_app_type] => utility
[patent_app_number] => 17/720228
[patent_app_country] => US
[patent_app_date] => 2022-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 31093
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -27
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17720228
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/720228 | METHOD FOR PATTERNING A COATING ON A SURFACE AND DEVICE INCLUDING A PATTERNED COATING | Apr 12, 2022 | Pending |
Array
(
[id] => 17949339
[patent_doc_number] => 20220336358
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => SEMICONDUCTOR DEVICE AND DATA STORAGE SYSTEM INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/713559
[patent_app_country] => US
[patent_app_date] => 2022-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14058
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17713559
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/713559 | Semiconductor device and data storage system including the same | Apr 4, 2022 | Issued |
Array
(
[id] => 20260528
[patent_doc_number] => 12432899
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-30
[patent_title] => Method of preparing semiconductor structure having low dielectric constant layer
[patent_app_type] => utility
[patent_app_number] => 17/707146
[patent_app_country] => US
[patent_app_date] => 2022-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 1087
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17707146
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/707146 | Method of preparing semiconductor structure having low dielectric constant layer | Mar 28, 2022 | Issued |
Array
(
[id] => 19444622
[patent_doc_number] => 12094914
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-17
[patent_title] => Biometric sensor and methods thereof
[patent_app_type] => utility
[patent_app_number] => 17/705791
[patent_app_country] => US
[patent_app_date] => 2022-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 8800
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17705791
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/705791 | Biometric sensor and methods thereof | Mar 27, 2022 | Issued |
Array
(
[id] => 18797033
[patent_doc_number] => 11830868
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-28
[patent_title] => Self-aligned vertical solid state devices fabrication and integration methods
[patent_app_type] => utility
[patent_app_number] => 17/704463
[patent_app_country] => US
[patent_app_date] => 2022-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 23
[patent_no_of_words] => 6026
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17704463
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/704463 | Self-aligned vertical solid state devices fabrication and integration methods | Mar 24, 2022 | Issued |
Array
(
[id] => 17676973
[patent_doc_number] => 20220190140
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-16
[patent_title] => BIPOLAR TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 17/685780
[patent_app_country] => US
[patent_app_date] => 2022-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5005
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17685780
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/685780 | Bipolar transistor | Mar 2, 2022 | Issued |
Array
(
[id] => 18304393
[patent_doc_number] => 11626306
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-04-11
[patent_title] => Method for analyzing a semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/681201
[patent_app_country] => US
[patent_app_date] => 2022-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 4943
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17681201
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/681201 | Method for analyzing a semiconductor device | Feb 24, 2022 | Issued |
Array
(
[id] => 18783893
[patent_doc_number] => 11825700
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-21
[patent_title] => Array substrate and fabricating method thereof, display panel, and display apparatus
[patent_app_type] => utility
[patent_app_number] => 17/680790
[patent_app_country] => US
[patent_app_date] => 2022-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 5295
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17680790
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/680790 | Array substrate and fabricating method thereof, display panel, and display apparatus | Feb 24, 2022 | Issued |
Array
(
[id] => 18797003
[patent_doc_number] => 11830838
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-28
[patent_title] => Conductive barrier direct hybrid bonding
[patent_app_type] => utility
[patent_app_number] => 17/677161
[patent_app_country] => US
[patent_app_date] => 2022-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 6712
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17677161
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/677161 | Conductive barrier direct hybrid bonding | Feb 21, 2022 | Issued |
Array
(
[id] => 19386901
[patent_doc_number] => 20240276771
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => ARRAY SUBSTRATE AND DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 18/004900
[patent_app_country] => US
[patent_app_date] => 2022-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9342
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18004900
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/004900 | ARRAY SUBSTRATE AND DISPLAY APPARATUS | Feb 20, 2022 | Pending |
Array
(
[id] => 20119582
[patent_doc_number] => 12369320
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-22
[patent_title] => Vertical semiconductor device and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 17/671888
[patent_app_country] => US
[patent_app_date] => 2022-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 1137
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17671888
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/671888 | Vertical semiconductor device and method for fabricating the same | Feb 14, 2022 | Issued |
Array
(
[id] => 20189869
[patent_doc_number] => 12400994
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-26
[patent_title] => Semiconductor placing in packaging
[patent_app_type] => utility
[patent_app_number] => 17/586781
[patent_app_country] => US
[patent_app_date] => 2022-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 1085
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17586781
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/586781 | Semiconductor placing in packaging | Jan 27, 2022 | Issued |
Array
(
[id] => 19875106
[patent_doc_number] => 12267992
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-01
[patent_title] => Memory device having capacitor structure and method of forming the same
[patent_app_type] => utility
[patent_app_number] => 17/583227
[patent_app_country] => US
[patent_app_date] => 2022-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 25
[patent_no_of_words] => 6996
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17583227
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/583227 | Memory device having capacitor structure and method of forming the same | Jan 24, 2022 | Issued |
Array
(
[id] => 18166419
[patent_doc_number] => 20230033022
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-02
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/580771
[patent_app_country] => US
[patent_app_date] => 2022-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7316
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17580771
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/580771 | Semiconductor structure and method for forming semiconductor structure | Jan 20, 2022 | Issued |
Array
(
[id] => 17752895
[patent_doc_number] => 20220231100
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-21
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/578536
[patent_app_country] => US
[patent_app_date] => 2022-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6168
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 241
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17578536
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/578536 | Display device | Jan 18, 2022 | Issued |
Array
(
[id] => 18548303
[patent_doc_number] => 11721664
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-08
[patent_title] => Method of manufacturing semiconductor device and semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/577483
[patent_app_country] => US
[patent_app_date] => 2022-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 27
[patent_no_of_words] => 10275
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17577483
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/577483 | Method of manufacturing semiconductor device and semiconductor device | Jan 17, 2022 | Issued |