
Suzanne Lo
Examiner (ID: 11209, Phone: (571)272-5876 , Office: P/2128 )
| Most Active Art Unit | 2128 |
| Art Unit(s) | 2127, 2123, OPA, 2128 |
| Total Applications | 406 |
| Issued Applications | 264 |
| Pending Applications | 9 |
| Abandoned Applications | 137 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7529601
[patent_doc_number] => 08046206
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-10-25
[patent_title] => 'Method and system using subgraph isomorphism to configure hardware resources'
[patent_app_type] => utility
[patent_app_number] => 10/260129
[patent_app_country] => US
[patent_app_date] => 2002-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5957
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 273
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/046/08046206.pdf
[firstpage_image] =>[orig_patent_app_number] => 10260129
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/260129 | Method and system using subgraph isomorphism to configure hardware resources | Sep 26, 2002 | Issued |
Array
(
[id] => 7172111
[patent_doc_number] => 20040078186
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-22
[patent_title] => 'Method and system for efficient emulation of multiprocessor memory consistency'
[patent_app_type] => new
[patent_app_number] => 10/244434
[patent_app_country] => US
[patent_app_date] => 2002-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 9438
[patent_no_of_claims] => 53
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0078/20040078186.pdf
[firstpage_image] =>[orig_patent_app_number] => 10244434
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/244434 | Method and system for efficient emulation of multiprocessor memory consistency | Sep 16, 2002 | Issued |
Array
(
[id] => 6762551
[patent_doc_number] => 20030125913
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-03
[patent_title] => 'Linear time invariant system simulation with iterative model'
[patent_app_type] => new
[patent_app_number] => 10/242028
[patent_app_country] => US
[patent_app_date] => 2002-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5124
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0125/20030125913.pdf
[firstpage_image] =>[orig_patent_app_number] => 10242028
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/242028 | Linear time invariant system simulation with iterative model | Sep 10, 2002 | Abandoned |
Array
(
[id] => 9378356
[patent_doc_number] => 08682636
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-03-25
[patent_title] => 'Non-client-specific testing of applications'
[patent_app_type] => utility
[patent_app_number] => 10/233072
[patent_app_country] => US
[patent_app_date] => 2002-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10256
[patent_no_of_claims] => 52
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 10233072
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/233072 | Non-client-specific testing of applications | Aug 29, 2002 | Issued |
Array
(
[id] => 7137397
[patent_doc_number] => 20040044508
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-03-04
[patent_title] => 'Method for generating commands for testing hardware device models'
[patent_app_type] => new
[patent_app_number] => 10/230870
[patent_app_country] => US
[patent_app_date] => 2002-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 12930
[patent_no_of_claims] => 84
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0044/20040044508.pdf
[firstpage_image] =>[orig_patent_app_number] => 10230870
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/230870 | Method for generating commands for testing hardware device models | Aug 28, 2002 | Abandoned |
Array
(
[id] => 7402233
[patent_doc_number] => 20040039558
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-02-26
[patent_title] => 'System and method for modeling output characteristics of a non-linear device in conjunction with interconnect impedances'
[patent_app_type] => new
[patent_app_number] => 10/224981
[patent_app_country] => US
[patent_app_date] => 2002-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3971
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0039/20040039558.pdf
[firstpage_image] =>[orig_patent_app_number] => 10224981
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/224981 | System and method for modeling output characteristics of a non-linear device in conjunction with interconnect impedances | Aug 19, 2002 | Abandoned |
Array
(
[id] => 7411621
[patent_doc_number] => 20040024859
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-02-05
[patent_title] => 'Method and apparatus for communications network resource utilization assessment'
[patent_app_type] => new
[patent_app_number] => 10/211318
[patent_app_country] => US
[patent_app_date] => 2002-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3730
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0024/20040024859.pdf
[firstpage_image] =>[orig_patent_app_number] => 10211318
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/211318 | Method and apparatus for communications network resource utilization assessment | Aug 4, 2002 | Abandoned |
Array
(
[id] => 6756920
[patent_doc_number] => 20030004697
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-02
[patent_title] => 'Method of designing, modelling or fabricating a communications baseband stack'
[patent_app_type] => new
[patent_app_number] => 10/182042
[patent_app_country] => US
[patent_app_date] => 2002-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 16602
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 12
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0004/20030004697.pdf
[firstpage_image] =>[orig_patent_app_number] => 10182042
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/182042 | Method of designing, modelling or fabricating a communications baseband stack | Jul 23, 2002 | Abandoned |
Array
(
[id] => 7367940
[patent_doc_number] => 20040015737
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-22
[patent_title] => 'Method and apparatus for automated signal integrity checking based on storage device functionality'
[patent_app_type] => new
[patent_app_number] => 10/199138
[patent_app_country] => US
[patent_app_date] => 2002-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 14457
[patent_no_of_claims] => 50
[patent_no_of_ind_claims] => 17
[patent_words_short_claim] => 27
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0015/20040015737.pdf
[firstpage_image] =>[orig_patent_app_number] => 10199138
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/199138 | Method and apparatus for automated signal integrity checking based on storage device functionality | Jul 18, 2002 | Abandoned |
Array
(
[id] => 7441165
[patent_doc_number] => 20040002844
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-01
[patent_title] => 'System and method for statistical modeling and statistical timing analysis of integrated circuits'
[patent_app_type] => new
[patent_app_number] => 10/184329
[patent_app_country] => US
[patent_app_date] => 2002-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 7569
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0002/20040002844.pdf
[firstpage_image] =>[orig_patent_app_number] => 10184329
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/184329 | System and method for statistical modeling and statistical timing analysis of integrated circuits | Jun 26, 2002 | Abandoned |
Array
(
[id] => 683996
[patent_doc_number] => 07085702
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-08-01
[patent_title] => 'Method and system for modeling and automatically generating an embedded system from a system-level environment'
[patent_app_type] => utility
[patent_app_number] => 10/180857
[patent_app_country] => US
[patent_app_date] => 2002-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 5503
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 292
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/085/07085702.pdf
[firstpage_image] =>[orig_patent_app_number] => 10180857
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/180857 | Method and system for modeling and automatically generating an embedded system from a system-level environment | Jun 24, 2002 | Issued |
Array
(
[id] => 6775125
[patent_doc_number] => 20030018463
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-23
[patent_title] => 'Logical simulation method'
[patent_app_type] => new
[patent_app_number] => 10/175956
[patent_app_country] => US
[patent_app_date] => 2002-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2761
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0018/20030018463.pdf
[firstpage_image] =>[orig_patent_app_number] => 10175956
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/175956 | Logical simulation method | Jun 20, 2002 | Abandoned |
Array
(
[id] => 6826437
[patent_doc_number] => 20030237059
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-12-25
[patent_title] => 'Instantaneous voltage drop sensitivity analysis tool (IVDSAT)'
[patent_app_type] => new
[patent_app_number] => 10/174681
[patent_app_country] => US
[patent_app_date] => 2002-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7577
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0237/20030237059.pdf
[firstpage_image] =>[orig_patent_app_number] => 10174681
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/174681 | Instantaneous voltage drop sensitivity analysis tool (IVDSAT) | Jun 18, 2002 | Issued |
Array
(
[id] => 6456291
[patent_doc_number] => 20020177988
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-28
[patent_title] => 'Method for simulating the dispersion of an electronic circuit for use in an iterative process'
[patent_app_type] => new
[patent_app_number] => 10/132891
[patent_app_country] => US
[patent_app_date] => 2002-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3699
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 26
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0177/20020177988.pdf
[firstpage_image] =>[orig_patent_app_number] => 10132891
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/132891 | Method for simulating the dispersion of an electronic circuit for use in an iterative process | Apr 24, 2002 | Abandoned |
Array
(
[id] => 6179930
[patent_doc_number] => 20020156609
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-24
[patent_title] => 'Circuit simulation method, circuit simulation device, and circuit simulation program and computer readable storage medium onto which the program is stored'
[patent_app_type] => new
[patent_app_number] => 10/125441
[patent_app_country] => US
[patent_app_date] => 2002-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6535
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0156/20020156609.pdf
[firstpage_image] =>[orig_patent_app_number] => 10125441
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/125441 | Circuit simulation method, circuit simulation device, and circuit simulation program and computer readable storage medium onto which the program is stored | Apr 18, 2002 | Abandoned |
Array
(
[id] => 6788680
[patent_doc_number] => 20030139919
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-24
[patent_title] => 'Multi-user simulation'
[patent_app_type] => new
[patent_app_number] => 10/055705
[patent_app_country] => US
[patent_app_date] => 2002-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2456
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0139/20030139919.pdf
[firstpage_image] =>[orig_patent_app_number] => 10055705
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/055705 | Multi-user simulation | Jan 22, 2002 | Abandoned |
Array
(
[id] => 855770
[patent_doc_number] => 07379859
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-05-27
[patent_title] => 'Emulator with switching network connections'
[patent_app_type] => utility
[patent_app_number] => 09/841974
[patent_app_country] => US
[patent_app_date] => 2001-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2223
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 258
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/379/07379859.pdf
[firstpage_image] =>[orig_patent_app_number] => 09841974
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/841974 | Emulator with switching network connections | Apr 23, 2001 | Issued |
Array
(
[id] => 47760
[patent_doc_number] => 07778803
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-08-17
[patent_title] => 'Validation of function approximation by fusion'
[patent_app_type] => utility
[patent_app_number] => 09/677334
[patent_app_country] => US
[patent_app_date] => 2000-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 6984
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/778/07778803.pdf
[firstpage_image] =>[orig_patent_app_number] => 09677334
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/677334 | Validation of function approximation by fusion | Sep 27, 2000 | Issued |