| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 16844791
[patent_doc_number] => 11016880
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-05-25
[patent_title] => Data storage system with read disturb control strategy whereby disturb condition can be predicted
[patent_app_type] => utility
[patent_app_number] => 15/929358
[patent_app_country] => US
[patent_app_date] => 2020-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 5891
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15929358
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/929358 | Data storage system with read disturb control strategy whereby disturb condition can be predicted | Apr 27, 2020 | Issued |
Array
(
[id] => 16849085
[patent_doc_number] => 20210149830
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-20
[patent_title] => INLINE ENCRYPTION OF PACKET DATA
[patent_app_type] => utility
[patent_app_number] => 16/860983
[patent_app_country] => US
[patent_app_date] => 2020-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12545
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16860983
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/860983 | Inline encryption of packet data in a wireless communication system | Apr 27, 2020 | Issued |
Array
(
[id] => 16895071
[patent_doc_number] => 11036625
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-06-15
[patent_title] => Host-resident translation layer write command associated with logical block to physical address of a memory device
[patent_app_type] => utility
[patent_app_number] => 15/929320
[patent_app_country] => US
[patent_app_date] => 2020-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7645
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15929320
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/929320 | Host-resident translation layer write command associated with logical block to physical address of a memory device | Apr 23, 2020 | Issued |
Array
(
[id] => 17183997
[patent_doc_number] => 20210330882
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-28
[patent_title] => INTUITIVE USER INTERFACE FEATURES AND RELATED FUNCTIONALITY FOR A THERAPY DELIVERY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/856830
[patent_app_country] => US
[patent_app_date] => 2020-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22270
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 298
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16856830
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/856830 | Intuitive user interface features and related functionality for a therapy delivery system | Apr 22, 2020 | Issued |
Array
(
[id] => 18477230
[patent_doc_number] => 11690955
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-04
[patent_title] => Continuous analyte sensor quality measures and related therapy actions for an automated therapy delivery system
[patent_app_type] => utility
[patent_app_number] => 16/856838
[patent_app_country] => US
[patent_app_date] => 2020-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 20
[patent_no_of_words] => 22270
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16856838
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/856838 | Continuous analyte sensor quality measures and related therapy actions for an automated therapy delivery system | Apr 22, 2020 | Issued |
Array
(
[id] => 16584686
[patent_doc_number] => 20210019088
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-21
[patent_title] => UNMAP FOR COARSE MAPPING MEMORY SUB-SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/855470
[patent_app_country] => US
[patent_app_date] => 2020-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9495
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16855470
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/855470 | Unmap data pattern for coarse mapping memory sub-system | Apr 21, 2020 | Issued |
Array
(
[id] => 16667266
[patent_doc_number] => 10936513
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-02
[patent_title] => Apparatus and method for executing from a host side through a frontend interface input-output commands using a slot bit table
[patent_app_type] => utility
[patent_app_number] => 16/854065
[patent_app_country] => US
[patent_app_date] => 2020-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 10215
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16854065
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/854065 | Apparatus and method for executing from a host side through a frontend interface input-output commands using a slot bit table | Apr 20, 2020 | Issued |
Array
(
[id] => 17054312
[patent_doc_number] => 20210263746
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-26
[patent_title] => SELECTIVE BOOT CONTROLLER FOR RESILIENT STORAGE MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/853204
[patent_app_country] => US
[patent_app_date] => 2020-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9401
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16853204
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/853204 | Selective boot sequence controller for resilient storage memory | Apr 19, 2020 | Issued |
Array
(
[id] => 17172279
[patent_doc_number] => 20210325949
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => DEVICE MAINTENANCE OF A DATA STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/849911
[patent_app_country] => US
[patent_app_date] => 2020-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3998
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16849911
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/849911 | Device maintenance of a data storage device including wear levelling, garbage collection, or combination thereof | Apr 14, 2020 | Issued |
Array
(
[id] => 17113926
[patent_doc_number] => 20210294523
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-23
[patent_title] => DATA TRANSFER METHOD AND MEMORY STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/847689
[patent_app_country] => US
[patent_app_date] => 2020-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7702
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16847689
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/847689 | Data transfer method after data encryption function is disabled and memory storage device | Apr 13, 2020 | Issued |
Array
(
[id] => 16903484
[patent_doc_number] => 20210182400
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-17
[patent_title] => BOOTABLE KEY VALUE DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/846261
[patent_app_country] => US
[patent_app_date] => 2020-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7495
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16846261
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/846261 | Bootable key value solid state drive (KV-SSD) device with host interface layer arranged to received and returns boot requests from host processor using storage for objects | Apr 9, 2020 | Issued |
Array
(
[id] => 16377921
[patent_doc_number] => 20200326763
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-15
[patent_title] => SAFE POWER UP MECHANISM
[patent_app_type] => utility
[patent_app_number] => 16/843194
[patent_app_country] => US
[patent_app_date] => 2020-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3675
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16843194
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/843194 | Safe power up generating circuit having reset mechanism activating a chip select and command signal | Apr 7, 2020 | Issued |
Array
(
[id] => 17143798
[patent_doc_number] => 20210311811
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-07
[patent_title] => CACHING IDENTIFIERS FOR ACCESS COMMANDS
[patent_app_type] => utility
[patent_app_number] => 16/841935
[patent_app_country] => US
[patent_app_date] => 2020-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8362
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16841935
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/841935 | Method for an internal command of a first processing core with memory sub-system that caching identifiers for access commands | Apr 6, 2020 | Issued |
Array
(
[id] => 16378112
[patent_doc_number] => 20200326954
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-15
[patent_title] => Firmware Boot Implementation Method Based on Flash Chip Simulation
[patent_app_type] => utility
[patent_app_number] => 16/836241
[patent_app_country] => US
[patent_app_date] => 2020-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2342
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16836241
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/836241 | Firmware boot implementation method based on flash chip simulation connected to a master microcontroller unit (MCU) and slave MCU | Mar 30, 2020 | Issued |
Array
(
[id] => 16160909
[patent_doc_number] => 20200218687
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-09
[patent_title] => HIGH SPEED COMMUNICATIONS NETWORK IN DENTAL EQUIPMENT
[patent_app_type] => utility
[patent_app_number] => 16/823727
[patent_app_country] => US
[patent_app_date] => 2020-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16776
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16823727
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/823727 | High speed communications network in dental equipment | Mar 18, 2020 | Issued |
Array
(
[id] => 16116121
[patent_doc_number] => 20200210083
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => COMPOUND STORAGE SYSTEM AND STORAGE CONTROL METHOD TO CONFIGURE CHANGE ASSOCIATED WITH AN OWNER RIGHT TO SET THE CONFIGURATION CHANGE
[patent_app_type] => utility
[patent_app_number] => 16/814557
[patent_app_country] => US
[patent_app_date] => 2020-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 30223
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16814557
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/814557 | Compound storage system and storage control method to configure change associated with an owner right to set the configuration change | Mar 9, 2020 | Issued |
Array
(
[id] => 16116119
[patent_doc_number] => 20200210082
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => COMPOUND STORAGE SYSTEM AND STORAGE CONTROL METHOD TO CONFIGURE CHANGE ASSOCIATED WITH AN OWNER RIGHT TO SET THE CONFIGURATION CHANGE
[patent_app_type] => utility
[patent_app_number] => 16/814545
[patent_app_country] => US
[patent_app_date] => 2020-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 30222
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16814545
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/814545 | Compound storage system and storage control method to configure change associated with an owner right to set the configuration change | Mar 9, 2020 | Issued |
Array
(
[id] => 16346170
[patent_doc_number] => 20200310821
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-01
[patent_title] => INFORMATION PROCESSING APPARATUS, CONTROL METHOD THEREFOR, AND STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 16/810049
[patent_app_country] => US
[patent_app_date] => 2020-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4346
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16810049
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/810049 | INFORMATION PROCESSING APPARATUS, CONTROL METHOD THEREFOR, AND STORAGE MEDIUM | Mar 4, 2020 | Abandoned |
Array
(
[id] => 18130141
[patent_doc_number] => 11556349
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-17
[patent_title] => Booting a secondary operating system kernel with reclaimed primary kernel memory
[patent_app_type] => utility
[patent_app_number] => 16/809311
[patent_app_country] => US
[patent_app_date] => 2020-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 20
[patent_no_of_words] => 14714
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16809311
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/809311 | Booting a secondary operating system kernel with reclaimed primary kernel memory | Mar 3, 2020 | Issued |
Array
(
[id] => 16729623
[patent_doc_number] => 20210096770
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-01
[patent_title] => MEMORY SYSTEM, MEMORY SYSTEM CONTROL METHOD, AND INFORMATION PROCESSING SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/806730
[patent_app_country] => US
[patent_app_date] => 2020-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5334
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16806730
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/806730 | Memory system control method receiving optimized buffer flush/fill (OBFF) messages over a PCIE bus | Mar 1, 2020 | Issued |