
Tan Nguyen
Examiner (ID: 11472, Phone: (571)272-1789 , Office: P/2827 )
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2511, 3103, 2818, 2309, 2827 |
| Total Applications | 3340 |
| Issued Applications | 3151 |
| Pending Applications | 45 |
| Abandoned Applications | 149 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17607201
[patent_doc_number] => 11335693
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-17
[patent_title] => 3-dimensional NOR strings with segmented shared source regions
[patent_app_type] => utility
[patent_app_number] => 17/170664
[patent_app_country] => US
[patent_app_date] => 2021-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2288
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17170664
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/170664 | 3-dimensional NOR strings with segmented shared source regions | Feb 7, 2021 | Issued |
Array
(
[id] => 17847699
[patent_doc_number] => 11437083
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-06
[patent_title] => Two-bit magnetoresistive random-access memory device architecture
[patent_app_type] => utility
[patent_app_number] => 17/168891
[patent_app_country] => US
[patent_app_date] => 2021-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 23
[patent_no_of_words] => 14051
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17168891
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/168891 | Two-bit magnetoresistive random-access memory device architecture | Feb 4, 2021 | Issued |
Array
(
[id] => 17730538
[patent_doc_number] => 11386935
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-12
[patent_title] => Electronic circuit and semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/166910
[patent_app_country] => US
[patent_app_date] => 2021-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 19
[patent_no_of_words] => 18544
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17166910
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/166910 | Electronic circuit and semiconductor device | Feb 2, 2021 | Issued |
Array
(
[id] => 18073516
[patent_doc_number] => 11532353
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-20
[patent_title] => Circuitry apportioning of an integrated circuit
[patent_app_type] => utility
[patent_app_number] => 17/162532
[patent_app_country] => US
[patent_app_date] => 2021-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 9753
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17162532
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/162532 | Circuitry apportioning of an integrated circuit | Jan 28, 2021 | Issued |
Array
(
[id] => 17590475
[patent_doc_number] => 11328750
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-05-10
[patent_title] => Bitcell architecture with buried ground rail
[patent_app_type] => utility
[patent_app_number] => 17/155400
[patent_app_country] => US
[patent_app_date] => 2021-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4848
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17155400
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/155400 | Bitcell architecture with buried ground rail | Jan 21, 2021 | Issued |
Array
(
[id] => 17417162
[patent_doc_number] => 20220052066
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-17
[patent_title] => NONVOLATILE MEMORY DEVICE INCLUDING ERASE TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 17/155525
[patent_app_country] => US
[patent_app_date] => 2021-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11248
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17155525
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/155525 | Nonvolatile memory device including erase transistors | Jan 21, 2021 | Issued |
Array
(
[id] => 16826889
[patent_doc_number] => 20210142182
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-13
[patent_title] => DNA-BASED DIGITAL INFORMATION STORAGE WITH SIDEWALL ELECTRODES
[patent_app_type] => utility
[patent_app_number] => 17/154879
[patent_app_country] => US
[patent_app_date] => 2021-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 25148
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -63
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17154879
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/154879 | DNA-based digital information storage with sidewall electrodes | Jan 20, 2021 | Issued |
Array
(
[id] => 17438978
[patent_doc_number] => 11264319
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-03-01
[patent_title] => Storage system including a decoupling device having a plurality of unit capacitors
[patent_app_type] => utility
[patent_app_number] => 17/148194
[patent_app_country] => US
[patent_app_date] => 2021-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 29
[patent_no_of_words] => 7627
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17148194
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/148194 | Storage system including a decoupling device having a plurality of unit capacitors | Jan 12, 2021 | Issued |
Array
(
[id] => 18256289
[patent_doc_number] => 20230083328
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-16
[patent_title] => MAGNETIC TUNNEL JUNCTION DEVICE AND OPERATING METHOD THEREFOR
[patent_app_type] => utility
[patent_app_number] => 17/796102
[patent_app_country] => US
[patent_app_date] => 2021-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6081
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17796102
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/796102 | Magnetic tunnel junction device and operating method therefor | Jan 7, 2021 | Issued |
Array
(
[id] => 17130493
[patent_doc_number] => 20210305262
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-30
[patent_title] => SHARED BIT LINES FOR MEMORY CELLS
[patent_app_type] => utility
[patent_app_number] => 17/248112
[patent_app_country] => US
[patent_app_date] => 2021-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7699
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17248112
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/248112 | Shared bit lines for memory cells | Jan 7, 2021 | Issued |
Array
(
[id] => 16981186
[patent_doc_number] => 20210225423
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-22
[patent_title] => MEMORY DEVICE TRANSMITTING SMALL SWING DATA SIGNAL AND OPERATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/143619
[patent_app_country] => US
[patent_app_date] => 2021-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9380
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17143619
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/143619 | Memory device transmitting small swing data signal and operation method thereof | Jan 6, 2021 | Issued |
Array
(
[id] => 18183929
[patent_doc_number] => 20230044659
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-09
[patent_title] => SEMICONDUCTOR DEVICE, DRIVING METHOD OF SEMICONDUCTOR DEVICE, AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/790517
[patent_app_country] => US
[patent_app_date] => 2021-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 33162
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17790517
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/790517 | Semiconductor device, driving method of semiconductor device, and electronic device | Jan 5, 2021 | Issued |
Array
(
[id] => 17716398
[patent_doc_number] => 11380396
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-05
[patent_title] => Resistance change memory cell circuits and methods
[patent_app_type] => utility
[patent_app_number] => 17/133007
[patent_app_country] => US
[patent_app_date] => 2020-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8158
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17133007
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/133007 | Resistance change memory cell circuits and methods | Dec 22, 2020 | Issued |
Array
(
[id] => 19243638
[patent_doc_number] => 12014081
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-18
[patent_title] => Host managed buffer to store a logical-to physical address table for a solid state drive
[patent_app_type] => utility
[patent_app_number] => 17/122158
[patent_app_country] => US
[patent_app_date] => 2020-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6620
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17122158
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/122158 | Host managed buffer to store a logical-to physical address table for a solid state drive | Dec 14, 2020 | Issued |
Array
(
[id] => 17543901
[patent_doc_number] => 11309033
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-19
[patent_title] => Memory device
[patent_app_type] => utility
[patent_app_number] => 17/121015
[patent_app_country] => US
[patent_app_date] => 2020-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 14144
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17121015
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/121015 | Memory device | Dec 13, 2020 | Issued |
Array
(
[id] => 17676379
[patent_doc_number] => 20220189546
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-16
[patent_title] => MULTI-LEVEL FERROELECTRIC FIELD-EFFECT TRANSISTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/119032
[patent_app_country] => US
[patent_app_date] => 2020-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13903
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17119032
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/119032 | Multi-level ferroelectric field-effect transistor devices | Dec 10, 2020 | Issued |
Array
(
[id] => 16995167
[patent_doc_number] => 20210233587
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-29
[patent_title] => FERROELECTRIC FET-BASED CONTENT ADDRESSABLE MEMORY
[patent_app_type] => utility
[patent_app_number] => 17/102762
[patent_app_country] => US
[patent_app_date] => 2020-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6475
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17102762
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/102762 | Ferroelectric FET-based content addressable memory | Nov 23, 2020 | Issued |
Array
(
[id] => 17516660
[patent_doc_number] => 11295820
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-05
[patent_title] => Regulation of voltage generation systems
[patent_app_type] => utility
[patent_app_number] => 17/102808
[patent_app_country] => US
[patent_app_date] => 2020-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 10901
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17102808
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/102808 | Regulation of voltage generation systems | Nov 23, 2020 | Issued |
Array
(
[id] => 17544200
[patent_doc_number] => 11309334
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-19
[patent_title] => Logic drive using standard commodity programmable logic IC chips comprising non-volatile random access memory cells
[patent_app_type] => utility
[patent_app_number] => 17/100937
[patent_app_country] => US
[patent_app_date] => 2020-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 72
[patent_figures_cnt] => 99
[patent_no_of_words] => 107730
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17100937
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/100937 | Logic drive using standard commodity programmable logic IC chips comprising non-volatile random access memory cells | Nov 21, 2020 | Issued |
Array
(
[id] => 17424499
[patent_doc_number] => 11257963
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-02-22
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/100562
[patent_app_country] => US
[patent_app_date] => 2020-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 6560
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17100562
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/100562 | Semiconductor device | Nov 19, 2020 | Issued |