
Tan Nguyen
Examiner (ID: 11472, Phone: (571)272-1789 , Office: P/2827 )
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2511, 3103, 2818, 2309, 2827 |
| Total Applications | 3340 |
| Issued Applications | 3151 |
| Pending Applications | 45 |
| Abandoned Applications | 149 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17056070
[patent_doc_number] => 20210265504
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-26
[patent_title] => MEMORY DEVICE, SEMICONDUCTOR DEVICE, AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/053467
[patent_app_country] => US
[patent_app_date] => 2019-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 30718
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17053467
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/053467 | Memory device, semiconductor device, and electronic device | May 6, 2019 | Issued |
Array
(
[id] => 16147687
[patent_doc_number] => 10706918
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-07
[patent_title] => Memory with symmetric read current profile and read method thereof
[patent_app_type] => utility
[patent_app_number] => 16/390517
[patent_app_country] => US
[patent_app_date] => 2019-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7153
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16390517
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/390517 | Memory with symmetric read current profile and read method thereof | Apr 21, 2019 | Issued |
Array
(
[id] => 14968557
[patent_doc_number] => 20190311757
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-10
[patent_title] => CELL BOTTOM NODE RESET IN MEMORY ARRAY
[patent_app_type] => utility
[patent_app_number] => 16/387220
[patent_app_country] => US
[patent_app_date] => 2019-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13573
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16387220
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/387220 | Cell bottom node reset in memory array | Apr 16, 2019 | Issued |
Array
(
[id] => 17772467
[patent_doc_number] => 11404419
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-02
[patent_title] => Memory device comprising an electrically floating body transistor
[patent_app_type] => utility
[patent_app_number] => 17/047623
[patent_app_country] => US
[patent_app_date] => 2019-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 53
[patent_figures_cnt] => 63
[patent_no_of_words] => 19836
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17047623
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/047623 | Memory device comprising an electrically floating body transistor | Apr 16, 2019 | Issued |
Array
(
[id] => 16132039
[patent_doc_number] => 10699786
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-30
[patent_title] => Resistance change memory cell circuits and methods
[patent_app_type] => utility
[patent_app_number] => 16/378196
[patent_app_country] => US
[patent_app_date] => 2019-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8122
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16378196
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/378196 | Resistance change memory cell circuits and methods | Apr 7, 2019 | Issued |
Array
(
[id] => 16149171
[patent_doc_number] => 10707670
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-07
[patent_title] => Systems and methods for detecting and identifying arcing based on numerical analysis
[patent_app_type] => utility
[patent_app_number] => 16/361468
[patent_app_country] => US
[patent_app_date] => 2019-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 5735
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16361468
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/361468 | Systems and methods for detecting and identifying arcing based on numerical analysis | Mar 21, 2019 | Issued |
Array
(
[id] => 15822579
[patent_doc_number] => 10636482
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-28
[patent_title] => Methods of operating a memory with redistribution of received data
[patent_app_type] => utility
[patent_app_number] => 16/361313
[patent_app_country] => US
[patent_app_date] => 2019-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 7563
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16361313
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/361313 | Methods of operating a memory with redistribution of received data | Mar 21, 2019 | Issued |
Array
(
[id] => 15502921
[patent_doc_number] => 20200051649
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => STORAGE DEVICE AND OPERATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/353766
[patent_app_country] => US
[patent_app_date] => 2019-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16948
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16353766
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/353766 | Storage device and operating method thereof | Mar 13, 2019 | Issued |
Array
(
[id] => 14903743
[patent_doc_number] => 20190295637
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-26
[patent_title] => MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/353292
[patent_app_country] => US
[patent_app_date] => 2019-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5043
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -30
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16353292
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/353292 | Memory device | Mar 13, 2019 | Issued |
Array
(
[id] => 14542447
[patent_doc_number] => 20190206845
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-04
[patent_title] => MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/298576
[patent_app_country] => US
[patent_app_date] => 2019-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 23617
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16298576
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/298576 | Memory device | Mar 10, 2019 | Issued |
Array
(
[id] => 15954737
[patent_doc_number] => 10665281
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-05-26
[patent_title] => Resistive nonvolatile memory cells with shared access transistors
[patent_app_type] => utility
[patent_app_number] => 16/286942
[patent_app_country] => US
[patent_app_date] => 2019-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3442
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16286942
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/286942 | Resistive nonvolatile memory cells with shared access transistors | Feb 26, 2019 | Issued |
Array
(
[id] => 17018202
[patent_doc_number] => 11087847
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-10
[patent_title] => Program suspend-resume techniques in non-volatile storage
[patent_app_type] => utility
[patent_app_number] => 16/287863
[patent_app_country] => US
[patent_app_date] => 2019-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 8445
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16287863
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/287863 | Program suspend-resume techniques in non-volatile storage | Feb 26, 2019 | Issued |
Array
(
[id] => 15672519
[patent_doc_number] => 10600498
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-03-24
[patent_title] => Reduced footprint fuse circuit
[patent_app_type] => utility
[patent_app_number] => 16/287850
[patent_app_country] => US
[patent_app_date] => 2019-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 7338
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16287850
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/287850 | Reduced footprint fuse circuit | Feb 26, 2019 | Issued |
Array
(
[id] => 16608434
[patent_doc_number] => 10909443
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-02
[patent_title] => Neuromorphic circuit structure and method to form same
[patent_app_type] => utility
[patent_app_number] => 16/283887
[patent_app_country] => US
[patent_app_date] => 2019-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5916
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16283887
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/283887 | Neuromorphic circuit structure and method to form same | Feb 24, 2019 | Issued |
Array
(
[id] => 15954719
[patent_doc_number] => 10665272
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-26
[patent_title] => Methods and apparatuses for compensating for source voltage
[patent_app_type] => utility
[patent_app_number] => 16/270495
[patent_app_country] => US
[patent_app_date] => 2019-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5208
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16270495
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/270495 | Methods and apparatuses for compensating for source voltage | Feb 6, 2019 | Issued |
Array
(
[id] => 17485646
[patent_doc_number] => 20220093150
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-24
[patent_title] => FUSION MEMORY
[patent_app_type] => utility
[patent_app_number] => 17/424998
[patent_app_country] => US
[patent_app_date] => 2019-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7912
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17424998
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/424998 | Fusion memory | Jan 27, 2019 | Issued |
Array
(
[id] => 15980653
[patent_doc_number] => 10670648
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-02
[patent_title] => Systems and methods for determining whether a circuit is operating properly
[patent_app_type] => utility
[patent_app_number] => 16/251847
[patent_app_country] => US
[patent_app_date] => 2019-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 10375
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 241
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16251847
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/251847 | Systems and methods for determining whether a circuit is operating properly | Jan 17, 2019 | Issued |
Array
(
[id] => 16683689
[patent_doc_number] => 10943170
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-09
[patent_title] => Neural network circuit
[patent_app_type] => utility
[patent_app_number] => 16/249190
[patent_app_country] => US
[patent_app_date] => 2019-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 3830
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 329
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16249190
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/249190 | Neural network circuit | Jan 15, 2019 | Issued |
Array
(
[id] => 16249232
[patent_doc_number] => 10748604
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-18
[patent_title] => SRAM memory with improved end-of-read triggering
[patent_app_type] => utility
[patent_app_number] => 16/248832
[patent_app_country] => US
[patent_app_date] => 2019-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 6339
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 312
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16248832
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/248832 | SRAM memory with improved end-of-read triggering | Jan 15, 2019 | Issued |
Array
(
[id] => 15217371
[patent_doc_number] => 20190371372
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-05
[patent_title] => DATA OUTPUT CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/248416
[patent_app_country] => US
[patent_app_date] => 2019-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6784
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16248416
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/248416 | Data output circuit | Jan 14, 2019 | Issued |