
Tan Nguyen
Examiner (ID: 11472, Phone: (571)272-1789 , Office: P/2827 )
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2511, 3103, 2818, 2309, 2827 |
| Total Applications | 3340 |
| Issued Applications | 3151 |
| Pending Applications | 45 |
| Abandoned Applications | 149 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14491621
[patent_doc_number] => 10332608
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-25
[patent_title] => Memory block usage based on block location relative to array edge
[patent_app_type] => utility
[patent_app_number] => 15/992229
[patent_app_country] => US
[patent_app_date] => 2018-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 7067
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15992229
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/992229 | Memory block usage based on block location relative to array edge | May 29, 2018 | Issued |
Array
(
[id] => 14984653
[patent_doc_number] => 10446246
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-15
[patent_title] => Method and apparatus for data refresh for analog non-volatile memory in deep learning neural network
[patent_app_type] => utility
[patent_app_number] => 15/990220
[patent_app_country] => US
[patent_app_date] => 2018-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 6429
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15990220
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/990220 | Method and apparatus for data refresh for analog non-volatile memory in deep learning neural network | May 24, 2018 | Issued |
Array
(
[id] => 13740091
[patent_doc_number] => 20180374515
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-27
[patent_title] => MEMORY DEVICE AND OPERATING METHOD OF MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/989340
[patent_app_country] => US
[patent_app_date] => 2018-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9116
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15989340
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/989340 | Memory device and operating method of memory device | May 24, 2018 | Issued |
Array
(
[id] => 13784927
[patent_doc_number] => 20190006002
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-03
[patent_title] => SERIALIZER AND MEMORY DEVICE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/989410
[patent_app_country] => US
[patent_app_date] => 2018-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10749
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15989410
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/989410 | Serializer and memory device including the same | May 24, 2018 | Issued |
Array
(
[id] => 14049247
[patent_doc_number] => 20190080730
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-14
[patent_title] => STORAGE DEVICE AND DATA TRAINING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/962206
[patent_app_country] => US
[patent_app_date] => 2018-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11449
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15962206
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/962206 | Storage device and data training method thereof | Apr 24, 2018 | Issued |
Array
(
[id] => 14491737
[patent_doc_number] => 10332666
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-25
[patent_title] => Magnetoresistance effect device and high frequency device
[patent_app_type] => utility
[patent_app_number] => 15/962286
[patent_app_country] => US
[patent_app_date] => 2018-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 28
[patent_no_of_words] => 11415
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15962286
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/962286 | Magnetoresistance effect device and high frequency device | Apr 24, 2018 | Issued |
Array
(
[id] => 13363291
[patent_doc_number] => 20180233185
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-16
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/951314
[patent_app_country] => US
[patent_app_date] => 2018-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15373
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15951314
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/951314 | Semiconductor memory device | Apr 11, 2018 | Issued |
Array
(
[id] => 13349163
[patent_doc_number] => 20180226121
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-09
[patent_title] => APPARATUSES AND METHODS FOR REFRESH CONTROL
[patent_app_type] => utility
[patent_app_number] => 15/945343
[patent_app_country] => US
[patent_app_date] => 2018-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5649
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15945343
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/945343 | Apparatuses and methods for refresh control | Apr 3, 2018 | Issued |
Array
(
[id] => 15461451
[patent_doc_number] => 20200043550
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => A Switching Resistor And Method Of Making Such A Device
[patent_app_type] => utility
[patent_app_number] => 16/499698
[patent_app_country] => US
[patent_app_date] => 2018-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9863
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16499698
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/499698 | Switching resistor and method of making such a device | Mar 28, 2018 | Issued |
Array
(
[id] => 14919955
[patent_doc_number] => 10431304
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-01
[patent_title] => Method, system and device for non-volatile memory device operation
[patent_app_type] => utility
[patent_app_number] => 15/936212
[patent_app_country] => US
[patent_app_date] => 2018-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 9376
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15936212
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/936212 | Method, system and device for non-volatile memory device operation | Mar 25, 2018 | Issued |
Array
(
[id] => 14800735
[patent_doc_number] => 10403376
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-03
[patent_title] => Data storage device and operating method thereof
[patent_app_type] => utility
[patent_app_number] => 15/895539
[patent_app_country] => US
[patent_app_date] => 2018-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 16
[patent_no_of_words] => 8197
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15895539
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/895539 | Data storage device and operating method thereof | Feb 12, 2018 | Issued |
Array
(
[id] => 13832155
[patent_doc_number] => 20190019562
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-17
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND METHOD OF OPERATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/895461
[patent_app_country] => US
[patent_app_date] => 2018-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8635
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15895461
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/895461 | Semiconductor memory device and method of operating the same | Feb 12, 2018 | Issued |
Array
(
[id] => 14093649
[patent_doc_number] => 10242737
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-03-26
[patent_title] => Device structure for neuromorphic computing system
[patent_app_type] => utility
[patent_app_number] => 15/895369
[patent_app_country] => US
[patent_app_date] => 2018-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6011
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15895369
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/895369 | Device structure for neuromorphic computing system | Feb 12, 2018 | Issued |
Array
(
[id] => 14204647
[patent_doc_number] => 10269443
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-23
[patent_title] => Memory device and test method of the same
[patent_app_type] => utility
[patent_app_number] => 15/894844
[patent_app_country] => US
[patent_app_date] => 2018-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3844
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 363
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15894844
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/894844 | Memory device and test method of the same | Feb 11, 2018 | Issued |
Array
(
[id] => 16339052
[patent_doc_number] => 10790019
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-29
[patent_title] => Semiconductor storage device and information processing apparatus
[patent_app_type] => utility
[patent_app_number] => 16/489148
[patent_app_country] => US
[patent_app_date] => 2018-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 21
[patent_no_of_words] => 6128
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16489148
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/489148 | Semiconductor storage device and information processing apparatus | Feb 7, 2018 | Issued |
Array
(
[id] => 12716092
[patent_doc_number] => 20180130530
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-10
[patent_title] => SYSTEMS, METHODS AND DEVICES FOR PROGRAMMING A MULTILEVEL RESISTIVE MEMORY CELL
[patent_app_type] => utility
[patent_app_number] => 15/853423
[patent_app_country] => US
[patent_app_date] => 2017-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5807
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15853423
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/853423 | Systems, methods and devices for programming a multilevel resistive memory cell | Dec 21, 2017 | Issued |
Array
(
[id] => 12668194
[patent_doc_number] => 20180114564
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-26
[patent_title] => NULLIFYING INCORRECT SAMPLED DATA CONTRIBUTION IN DECISION FEEDBACK EQUALIZER AT RESTART OF FORWARDED CLOCK IN MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 15/850311
[patent_app_country] => US
[patent_app_date] => 2017-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10211
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15850311
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/850311 | Nullifying incorrect sampled data contribution in decision feedback equalizer at restart of forwarded clock in memory system | Dec 20, 2017 | Issued |
Array
(
[id] => 12712783
[patent_doc_number] => 20180129427
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-10
[patent_title] => METHOD AND SYSTEM FOR ACCESSING A FLASH MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/807720
[patent_app_country] => US
[patent_app_date] => 2017-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13621
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15807720
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/807720 | Method and system for accessing a flash memory device | Nov 8, 2017 | Issued |
Array
(
[id] => 12223125
[patent_doc_number] => 20180061485
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-01
[patent_title] => 'REFRESH CONTROL CIRCUIT AND MEMORY DEVICE INCLUDING SAME'
[patent_app_type] => utility
[patent_app_number] => 15/804438
[patent_app_country] => US
[patent_app_date] => 2017-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6538
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15804438
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/804438 | Refresh control circuit and memory device including same | Nov 5, 2017 | Issued |
Array
(
[id] => 14282317
[patent_doc_number] => 20190138443
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-09
[patent_title] => TRIM SETTING DETERMINATION ON A MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/802652
[patent_app_country] => US
[patent_app_date] => 2017-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4802
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15802652
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/802652 | Trim setting determination on a memory device | Nov 2, 2017 | Issued |