
Tan Nguyen
Examiner (ID: 11472, Phone: (571)272-1789 , Office: P/2827 )
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2511, 3103, 2818, 2309, 2827 |
| Total Applications | 3340 |
| Issued Applications | 3151 |
| Pending Applications | 45 |
| Abandoned Applications | 149 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19108467
[patent_doc_number] => 11961580
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-16
[patent_title] => Sense amplifier and method thereof
[patent_app_type] => utility
[patent_app_number] => 17/805026
[patent_app_country] => US
[patent_app_date] => 2022-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 10361
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17805026
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/805026 | Sense amplifier and method thereof | May 31, 2022 | Issued |
Array
(
[id] => 18812232
[patent_doc_number] => 20230386569
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => LOW POWER MULTI-LEVEL CELL (MLC) PROGRAMMING IN NON-VOLATILE MEMORY STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 17/825193
[patent_app_country] => US
[patent_app_date] => 2022-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13092
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17825193
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/825193 | Low power multi-level cell (MLC) programming in non-volatile memory structures | May 25, 2022 | Issued |
Array
(
[id] => 17993503
[patent_doc_number] => 20220359540
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => THIN FILM TRANSISTOR RANDOM ACCESS MEMORY
[patent_app_type] => utility
[patent_app_number] => 17/824434
[patent_app_country] => US
[patent_app_date] => 2022-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 25727
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17824434
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/824434 | Thin film transistor random access memory | May 24, 2022 | Issued |
Array
(
[id] => 18623543
[patent_doc_number] => 11756596
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-09-12
[patent_title] => Transition structures for three-dimensional memory arrays
[patent_app_type] => utility
[patent_app_number] => 17/752332
[patent_app_country] => US
[patent_app_date] => 2022-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 16
[patent_no_of_words] => 14582
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17752332
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/752332 | Transition structures for three-dimensional memory arrays | May 23, 2022 | Issued |
Array
(
[id] => 17840487
[patent_doc_number] => 20220277793
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-01
[patent_title] => NONVOLATILE MEMORY DEVICE AND OPERATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/745837
[patent_app_country] => US
[patent_app_date] => 2022-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14643
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17745837
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/745837 | Nonvolatile memory device and operation method thereof | May 15, 2022 | Issued |
Array
(
[id] => 17833385
[patent_doc_number] => 20220270689
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-25
[patent_title] => MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/742142
[patent_app_country] => US
[patent_app_date] => 2022-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12158
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17742142
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/742142 | Memory device | May 10, 2022 | Issued |
Array
(
[id] => 18639254
[patent_doc_number] => 11763870
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-19
[patent_title] => Apparatuses, systems, and methods for ferroelectric memory cell operations
[patent_app_type] => utility
[patent_app_number] => 17/661348
[patent_app_country] => US
[patent_app_date] => 2022-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 11818
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17661348
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/661348 | Apparatuses, systems, and methods for ferroelectric memory cell operations | Apr 28, 2022 | Issued |
Array
(
[id] => 18639629
[patent_doc_number] => 11764255
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-19
[patent_title] => Memory circuit, memory device and operation method thereof
[patent_app_type] => utility
[patent_app_number] => 17/660837
[patent_app_country] => US
[patent_app_date] => 2022-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 7789
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17660837
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/660837 | Memory circuit, memory device and operation method thereof | Apr 26, 2022 | Issued |
Array
(
[id] => 18712546
[patent_doc_number] => 20230335179
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-19
[patent_title] => GENERATING ACCESS LINE VOLTAGES
[patent_app_type] => utility
[patent_app_number] => 17/659405
[patent_app_country] => US
[patent_app_date] => 2022-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13298
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17659405
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/659405 | Generating access line voltages | Apr 14, 2022 | Issued |
Array
(
[id] => 18609890
[patent_doc_number] => 11751388
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-05
[patent_title] => 3-dimensional nor strings with segmented shared source regions
[patent_app_type] => utility
[patent_app_number] => 17/721247
[patent_app_country] => US
[patent_app_date] => 2022-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2322
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17721247
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/721247 | 3-dimensional nor strings with segmented shared source regions | Apr 13, 2022 | Issued |
Array
(
[id] => 17764564
[patent_doc_number] => 20220238177
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-28
[patent_title] => CONTROLLER TO DETECT MALFUNCTIONING ADDRESS OF MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/720054
[patent_app_country] => US
[patent_app_date] => 2022-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9215
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17720054
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/720054 | Controller to detect malfunctioning address of memory device | Apr 12, 2022 | Issued |
Array
(
[id] => 17870989
[patent_doc_number] => 20220293726
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-15
[patent_title] => SELECT GATE GATE-INDUCED-DRAIN-LEAKAGE ENHANCEMENT
[patent_app_type] => utility
[patent_app_number] => 17/714740
[patent_app_country] => US
[patent_app_date] => 2022-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14301
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17714740
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/714740 | Select gate gate-induced-drain-leakage enhancement | Apr 5, 2022 | Issued |
Array
(
[id] => 18338396
[patent_doc_number] => 20230130345
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-27
[patent_title] => SUB WORD-LINE DRIVER CIRCUIT OF SEMICONDUCTOR MEMORY DEVICE AND SEMICONDUCTOR MEMORY DEVICE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/709971
[patent_app_country] => US
[patent_app_date] => 2022-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10678
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17709971
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/709971 | Sub word-line driver circuit of semiconductor memory device and semiconductor memory device including the same | Mar 30, 2022 | Issued |
Array
(
[id] => 18919194
[patent_doc_number] => 11881483
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-23
[patent_title] => Logic drive using standard commodity programmable logic IC chips comprising non-volatile random access memory cells
[patent_app_type] => utility
[patent_app_number] => 17/710979
[patent_app_country] => US
[patent_app_date] => 2022-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 72
[patent_figures_cnt] => 99
[patent_no_of_words] => 107754
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 467
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17710979
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/710979 | Logic drive using standard commodity programmable logic IC chips comprising non-volatile random access memory cells | Mar 30, 2022 | Issued |
Array
(
[id] => 18593130
[patent_doc_number] => 11742039
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-29
[patent_title] => Small-area side-capacitor read-only memory device, memory array and method for operating the same
[patent_app_type] => utility
[patent_app_number] => 17/698175
[patent_app_country] => US
[patent_app_date] => 2022-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4386
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17698175
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/698175 | Small-area side-capacitor read-only memory device, memory array and method for operating the same | Mar 17, 2022 | Issued |
Array
(
[id] => 18520619
[patent_doc_number] => 11710513
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-25
[patent_title] => Integrated assemblies having ferroelectric transistors and methods of forming integrated assemblies
[patent_app_type] => utility
[patent_app_number] => 17/696052
[patent_app_country] => US
[patent_app_date] => 2022-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 19
[patent_no_of_words] => 5604
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17696052
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/696052 | Integrated assemblies having ferroelectric transistors and methods of forming integrated assemblies | Mar 15, 2022 | Issued |
Array
(
[id] => 17709008
[patent_doc_number] => 20220209016
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-30
[patent_title] => MEMORY DEVICE, SEMICONDUCTOR DEVICE, AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/694787
[patent_app_country] => US
[patent_app_date] => 2022-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 30717
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 394
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17694787
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/694787 | Memory device, semiconductor device, and electronic device | Mar 14, 2022 | Issued |
Array
(
[id] => 18097031
[patent_doc_number] => 20220415372
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-29
[patent_title] => PAGE BUFFER CIRCUITS OF THREE-DIMENSIONAL MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/687264
[patent_app_country] => US
[patent_app_date] => 2022-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9281
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17687264
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/687264 | Page buffer circuits of three-dimensional memory device | Mar 3, 2022 | Issued |
Array
(
[id] => 17676357
[patent_doc_number] => 20220189524
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-16
[patent_title] => MEMORY CELL, MEMORY CELL ARRANGEMENT, AND METHODS THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/685833
[patent_app_country] => US
[patent_app_date] => 2022-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21035
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17685833
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/685833 | Memory cell, memory cell arrangement, and methods thereof | Mar 2, 2022 | Issued |
Array
(
[id] => 18918021
[patent_doc_number] => 11880300
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-23
[patent_title] => Generating multi-plane reads to read pages on planes of a storage die for a page to read
[patent_app_type] => utility
[patent_app_number] => 17/653102
[patent_app_country] => US
[patent_app_date] => 2022-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5042
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17653102
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/653102 | Generating multi-plane reads to read pages on planes of a storage die for a page to read | Feb 28, 2022 | Issued |