Tan V. Mai

Array ( [id] => 1186211 [patent_doc_number] => 06742013 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-25 [patent_title] => 'Apparatus and method for uniformly performing comparison operations on long word operands' [patent_app_type] => B2 [patent_app_number] => 09/848976 [patent_app_country] => US [patent_app_date] => 2001-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4877 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/742/06742013.pdf [firstpage_image] =>[orig_patent_app_number] => 09848976 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1459785 [patent_doc_number] => 06463449 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-10-08 [patent_title] => 'System for creating non-algorithmic random numbers and publishing the numbers on the internet' [patent_app_type] => B2 [patent_app_number] => 09/845991 [patent_app_country] => US [patent_app_date] => 2001-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1831 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/463/06463449.pdf [firstpage_image] =>[orig_patent_app_number] => 09845991 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1185528 [patent_doc_number] => 06745215 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-06-01 [patent_title] => 'Computer apparatus, program and method for determining the equivalence of two algebraic functions' [patent_app_type] => B2 [patent_app_number] => 09/839025 [patent_app_country] => US [patent_app_date] => 2001-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6934 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/745/06745215.pdf [firstpage_image] =>[orig_patent_app_number] => 09839025 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6757232 [patent_doc_number] => 20030005009 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-02 [patent_title] => 'Least-mean square system with adaptive step size' [patent_app_type] => new [patent_app_number] => 09/837866 [patent_app_country] => US [patent_app_date] => 2001-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4812 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0005/20030005009.pdf [firstpage_image] =>[orig_patent_app_number] => 09837866 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1240722 [patent_doc_number] => 06691141 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-02-10 [patent_title] => 'Method and apparatus for generating random number generators' [patent_app_type] => B2 [patent_app_number] => 09/833684 [patent_app_country] => US [patent_app_date] => 2001-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 18 [patent_no_of_words] => 18162 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/691/06691141.pdf [firstpage_image] =>[orig_patent_app_number] => 09833684 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7029630 [patent_doc_number] => 20010014904 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-08-16 [patent_title] => 'Methods and systems for performing short integer chen IDCT algorithm with fused multiply/add' [patent_app_type] => new [patent_app_number] => 09/828231 [patent_app_country] => US [patent_app_date] => 2001-04-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5791 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0014/20010014904.pdf [firstpage_image] =>[orig_patent_app_number] => 09828231 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 461861 [patent_doc_number] => 07246143 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-07-17 [patent_title] => 'Traced fast fourier transform apparatus and method' [patent_app_type] => utility [patent_app_number] => 09/980780 [patent_app_country] => US [patent_app_date] => 2001-04-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 27 [patent_no_of_words] => 9334 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/246/07246143.pdf [firstpage_image] =>[orig_patent_app_number] => 09980780 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7621214 [patent_doc_number] => 06978287 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-12-20 [patent_title] => 'DSP processor architecture with write datapath word conditioning and analysis' [patent_app_type] => utility [patent_app_number] => 09/826527 [patent_app_country] => US [patent_app_date] => 2001-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 3091 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/978/06978287.pdf [firstpage_image] =>[orig_patent_app_number] => 09826527 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1424650 [patent_doc_number] => 06535902 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-03-18 [patent_title] => 'Multiplier circuit for reducing the number of necessary elements without sacrificing high speed capability' [patent_app_type] => B2 [patent_app_number] => 09/822411 [patent_app_country] => US [patent_app_date] => 2001-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 27 [patent_no_of_words] => 10677 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/535/06535902.pdf [firstpage_image] =>[orig_patent_app_number] => 09822411 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6889836 [patent_doc_number] => 20010025291 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-09-27 [patent_title] => 'Flexibility enhancement to the modified fast convolution algorithm' [patent_app_type] => new [patent_app_number] => 09/818901 [patent_app_country] => US [patent_app_date] => 2001-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 6894 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20010025291.pdf [firstpage_image] =>[orig_patent_app_number] => 09818901 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5791030 [patent_doc_number] => 20020161811 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-31 [patent_title] => 'Quantization device and method using prime number dividers' [patent_app_type] => new [patent_app_number] => 09/816857 [patent_app_country] => US [patent_app_date] => 2001-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5223 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0161/20020161811.pdf [firstpage_image] =>[orig_patent_app_number] => 09816857 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6908524 [patent_doc_number] => 20010011291 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-08-02 [patent_title] => 'Data processor and data processing system' [patent_app_type] => new [patent_app_number] => 09/810485 [patent_app_country] => US [patent_app_date] => 2001-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 11760 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0011/20010011291.pdf [firstpage_image] =>[orig_patent_app_number] => 09810485 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7638683 [patent_doc_number] => 06397237 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-28 [patent_title] => 'Methods and apparatus for implementing and using processors with sign function capability' [patent_app_type] => B1 [patent_app_number] => 09/809594 [patent_app_country] => US [patent_app_date] => 2001-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 4614 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 4 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/397/06397237.pdf [firstpage_image] =>[orig_patent_app_number] => 09809594 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7015985 [patent_doc_number] => 20010051967 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-13 [patent_title] => 'Parallel multiprocessing for the fast fourier transform with pipeline architecture' [patent_app_type] => new [patent_app_number] => 09/803374 [patent_app_country] => US [patent_app_date] => 2001-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 10264 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0051/20010051967.pdf [firstpage_image] =>[orig_patent_app_number] => 09803374 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 744515 [patent_doc_number] => 07035885 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-25 [patent_title] => 'Machinist calculating apparatus' [patent_app_type] => utility [patent_app_number] => 09/802713 [patent_app_country] => US [patent_app_date] => 2001-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2950 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 280 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/035/07035885.pdf [firstpage_image] =>[orig_patent_app_number] => 09802713 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6948304 [patent_doc_number] => 20010021941 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-09-13 [patent_title] => 'Vector SIMD processor' [patent_app_type] => new [patent_app_number] => 09/800507 [patent_app_country] => US [patent_app_date] => 2001-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7866 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 27 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0021/20010021941.pdf [firstpage_image] =>[orig_patent_app_number] => 09800507 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1092667 [patent_doc_number] => 06829625 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-12-07 [patent_title] => 'Correlation value calculating device' [patent_app_type] => B2 [patent_app_number] => 09/798916 [patent_app_country] => US [patent_app_date] => 2001-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 10160 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/829/06829625.pdf [firstpage_image] =>[orig_patent_app_number] => 09798916 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 914342 [patent_doc_number] => 07330864 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-02-12 [patent_title] => 'System and method for using native floating point microprocessor instructions to manipulate 16-bit floating point data representations' [patent_app_type] => utility [patent_app_number] => 09/797937 [patent_app_country] => US [patent_app_date] => 2001-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 12312 [patent_no_of_claims] => 103 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/330/07330864.pdf [firstpage_image] =>[orig_patent_app_number] => 09797937 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6988452 [patent_doc_number] => 20010037353 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-01 [patent_title] => 'Time continuous FIR filter to implement a hilbert transform and corresponding filtering method' [patent_app_type] => new [patent_app_number] => 09/794303 [patent_app_country] => US [patent_app_date] => 2001-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1772 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0037/20010037353.pdf [firstpage_image] =>[orig_patent_app_number] => 09794303 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5803307 [patent_doc_number] => 20020010729 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-01-24 [patent_title] => 'Inverse discrete-cosine transform apparatus' [patent_app_type] => new [patent_app_number] => 09/794296 [patent_app_country] => US [patent_app_date] => 2001-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 16703 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0010/20020010729.pdf [firstpage_image] =>[orig_patent_app_number] => 09794296 [rel_patent_id] =>[rel_patent_doc_number] =>)