
Tan V. Mai
Examiner (ID: 9332, Phone: (571)272-3726 , Office: P/2182 )
| Most Active Art Unit | 2193 |
| Art Unit(s) | 2121, 2301, 2124, 2182, 2183, 2786, 2306, 2787, 2193, 2302 |
| Total Applications | 3863 |
| Issued Applications | 3434 |
| Pending Applications | 94 |
| Abandoned Applications | 349 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16240520
[patent_doc_number] => 20200257754
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-13
[patent_title] => PERFORMING MATRIX MULTIPLICATION IN HARDWARE
[patent_app_type] => utility
[patent_app_number] => 16/826075
[patent_app_country] => US
[patent_app_date] => 2020-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13485
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16826075
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/826075 | Performing matrix multiplication in hardware | Mar 19, 2020 | Issued |
Array
(
[id] => 18119680
[patent_doc_number] => 11551075
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-10
[patent_title] => Artificial neural networks
[patent_app_type] => utility
[patent_app_number] => 16/820921
[patent_app_country] => US
[patent_app_date] => 2020-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 11431
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16820921
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/820921 | Artificial neural networks | Mar 16, 2020 | Issued |
Array
(
[id] => 17099069
[patent_doc_number] => 20210286860
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-16
[patent_title] => METHOD AND DEVICE FOR MATRIX MULTIPLICATION OPTIMIZATION USING VECTOR REGISTERS
[patent_app_type] => utility
[patent_app_number] => 16/818833
[patent_app_country] => US
[patent_app_date] => 2020-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12223
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16818833
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/818833 | Method and device for matrix multiplication optimization using vector registers | Mar 12, 2020 | Issued |
Array
(
[id] => 16116983
[patent_doc_number] => 20200210514
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => APPARATUS FOR PERFORMING MODAL INTERVAL CALCULATIONS BASED ON DECORATION CONFIGURATION
[patent_app_type] => utility
[patent_app_number] => 16/813390
[patent_app_country] => US
[patent_app_date] => 2020-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10450
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 901
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16813390
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/813390 | Apparatus for performing modal interval calculations based on decoration configuration | Mar 8, 2020 | Issued |
Array
(
[id] => 17099334
[patent_doc_number] => 20210287125
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-16
[patent_title] => EFFICIENT SYNTHESIS OF A RANDOM UNIFORMLY DISTRIBUTED CLIFFORD UNITARY
[patent_app_type] => utility
[patent_app_number] => 16/810553
[patent_app_country] => US
[patent_app_date] => 2020-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11385
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16810553
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/810553 | Efficient synthesis of a random uniformly distributed Clifford unitary | Mar 4, 2020 | Issued |
Array
(
[id] => 17164777
[patent_doc_number] => 11150873
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-19
[patent_title] => Arithmetic apparatus
[patent_app_type] => utility
[patent_app_number] => 16/801252
[patent_app_country] => US
[patent_app_date] => 2020-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 22
[patent_no_of_words] => 8358
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16801252
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/801252 | Arithmetic apparatus | Feb 25, 2020 | Issued |
Array
(
[id] => 16690841
[patent_doc_number] => 20210073319
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-11
[patent_title] => CALCULATION APPARATUS, CALCULATION METHOD AND COMPUTER PROGRAM PRODUCT
[patent_app_type] => utility
[patent_app_number] => 16/801429
[patent_app_country] => US
[patent_app_date] => 2020-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15234
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16801429
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/801429 | Calculation apparatus, calculation method and computer program product | Feb 25, 2020 | Issued |
Array
(
[id] => 16758456
[patent_doc_number] => 10977004
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-04-13
[patent_title] => Apparatuses and methods for improved pseudo-random number generation
[patent_app_type] => utility
[patent_app_number] => 16/801804
[patent_app_country] => US
[patent_app_date] => 2020-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10767
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16801804
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/801804 | Apparatuses and methods for improved pseudo-random number generation | Feb 25, 2020 | Issued |
Array
(
[id] => 16271306
[patent_doc_number] => 20200272794
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-27
[patent_title] => HYBRID ANALOG-DIGITAL MATRIX PROCESSORS
[patent_app_type] => utility
[patent_app_number] => 16/800998
[patent_app_country] => US
[patent_app_date] => 2020-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 27493
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16800998
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/800998 | Hybrid analog-digital matrix processors | Feb 24, 2020 | Issued |
Array
(
[id] => 16271307
[patent_doc_number] => 20200272795
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-27
[patent_title] => HYBRID ANALOG-DIGITAL MATRIX PROCESSORS
[patent_app_type] => utility
[patent_app_number] => 16/801015
[patent_app_country] => US
[patent_app_date] => 2020-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 27477
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -27
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16801015
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/801015 | Hybrid analog-digital matrix processors | Feb 24, 2020 | Issued |
Array
(
[id] => 16698572
[patent_doc_number] => 10949169
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-16
[patent_title] => Trailing or leading digit anticipator
[patent_app_type] => utility
[patent_app_number] => 16/789390
[patent_app_country] => US
[patent_app_date] => 2020-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9463
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16789390
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/789390 | Trailing or leading digit anticipator | Feb 11, 2020 | Issued |
Array
(
[id] => 17528576
[patent_doc_number] => 11301264
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-12
[patent_title] => Processing core with operation suppression based on contribution estimate
[patent_app_type] => utility
[patent_app_number] => 16/788069
[patent_app_country] => US
[patent_app_date] => 2020-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 11578
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16788069
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/788069 | Processing core with operation suppression based on contribution estimate | Feb 10, 2020 | Issued |
Array
(
[id] => 15937145
[patent_doc_number] => 20200160206
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-21
[patent_title] => SYSTEMS AND METHODS FOR PRESERVATION OF QUBITS
[patent_app_type] => utility
[patent_app_number] => 16/748481
[patent_app_country] => US
[patent_app_date] => 2020-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19492
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16748481
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/748481 | Systems and methods for preservation of qubits | Jan 20, 2020 | Issued |
Array
(
[id] => 16279131
[patent_doc_number] => 10762162
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-01
[patent_title] => Apparatus and method of low complexity optimization solver for path smoothing with constraint variation
[patent_app_type] => utility
[patent_app_number] => 16/742231
[patent_app_country] => US
[patent_app_date] => 2020-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 10460
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16742231
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/742231 | Apparatus and method of low complexity optimization solver for path smoothing with constraint variation | Jan 13, 2020 | Issued |
Array
(
[id] => 16179518
[patent_doc_number] => 20200226487
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-16
[patent_title] => Measurement Reduction Via Orbital Frames Decompositions On Quantum Computers
[patent_app_type] => utility
[patent_app_number] => 16/740177
[patent_app_country] => US
[patent_app_date] => 2020-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11252
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -36
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16740177
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/740177 | Measurement Reduction Via Orbital Frames Decompositions On Quantum Computers | Jan 9, 2020 | Abandoned |
Array
(
[id] => 16161539
[patent_doc_number] => 20200219002
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-09
[patent_title] => METHOD FOR COMPILING A QUANTUM CIRCUIT ON A TRAPPED-ION QUANTUM PROCESSOR
[patent_app_type] => utility
[patent_app_number] => 16/727016
[patent_app_country] => US
[patent_app_date] => 2019-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4654
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16727016
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/727016 | Method for compiling a quantum circuit on a trapped-ion quantum processor | Dec 25, 2019 | Issued |
Array
(
[id] => 15966759
[patent_doc_number] => 20200167131
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-28
[patent_title] => APPARATUSES AND METHODS FOR PSEUDO-RANDOM NUMBER GENERATION
[patent_app_type] => utility
[patent_app_number] => 16/725218
[patent_app_country] => US
[patent_app_date] => 2019-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10578
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16725218
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/725218 | Apparatuses and methods for pseudo-random number generation | Dec 22, 2019 | Issued |
Array
(
[id] => 16371044
[patent_doc_number] => 10802800
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-10-13
[patent_title] => Systems and methods for single chip quantum random number generation
[patent_app_type] => utility
[patent_app_number] => 16/712338
[patent_app_country] => US
[patent_app_date] => 2019-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 30722
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16712338
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/712338 | Systems and methods for single chip quantum random number generation | Dec 11, 2019 | Issued |
Array
(
[id] => 16371044
[patent_doc_number] => 10802800
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-10-13
[patent_title] => Systems and methods for single chip quantum random number generation
[patent_app_type] => utility
[patent_app_number] => 16/712338
[patent_app_country] => US
[patent_app_date] => 2019-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 30722
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16712338
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/712338 | Systems and methods for single chip quantum random number generation | Dec 11, 2019 | Issued |
Array
(
[id] => 16371044
[patent_doc_number] => 10802800
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-10-13
[patent_title] => Systems and methods for single chip quantum random number generation
[patent_app_type] => utility
[patent_app_number] => 16/712338
[patent_app_country] => US
[patent_app_date] => 2019-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 30722
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16712338
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/712338 | Systems and methods for single chip quantum random number generation | Dec 11, 2019 | Issued |