Tan V. Mai

Array ( [id] => 3900491 [patent_doc_number] => 05777910 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-07 [patent_title] => 'Sparse equalization filter adaptive in two dimensions' [patent_app_type] => 1 [patent_app_number] => 8/752295 [patent_app_country] => US [patent_app_date] => 1996-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4834 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/777/05777910.pdf [firstpage_image] =>[orig_patent_app_number] => 752295 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3844212 [patent_doc_number] => 05761104 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-02 [patent_title] => 'Computer processor having a pipelined architecture which utilizes feedback and method of using same' [patent_app_type] => 1 [patent_app_number] => 8/751042 [patent_app_country] => US [patent_app_date] => 1996-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 16 [patent_no_of_words] => 11155 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/761/05761104.pdf [firstpage_image] =>[orig_patent_app_number] => 751042 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4225114 [patent_doc_number] => 06029185 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-22 [patent_title] => 'Discrete cosine high-speed arithmetic unit and related arithmetic unit' [patent_app_type] => 1 [patent_app_number] => 8/737569 [patent_app_country] => US [patent_app_date] => 1996-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 24 [patent_no_of_words] => 7219 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/029/06029185.pdf [firstpage_image] =>[orig_patent_app_number] => 737569 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3830251 [patent_doc_number] => 05790439 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-04 [patent_title] => 'Reduced test time finite impulse response digital filter' [patent_app_type] => 1 [patent_app_number] => 8/751165 [patent_app_country] => US [patent_app_date] => 1996-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 38 [patent_no_of_words] => 9498 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/790/05790439.pdf [firstpage_image] =>[orig_patent_app_number] => 751165 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4100422 [patent_doc_number] => 06018755 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-25 [patent_title] => 'Efficient implementation of an FIR filter on a general purpose processor' [patent_app_type] => 1 [patent_app_number] => 8/748854 [patent_app_country] => US [patent_app_date] => 1996-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5449 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/018/06018755.pdf [firstpage_image] =>[orig_patent_app_number] => 748854 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4214888 [patent_doc_number] => 06014685 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-11 [patent_title] => 'Electronic circuit for determination of distances between reference and data points' [patent_app_type] => 1 [patent_app_number] => 8/737373 [patent_app_country] => US [patent_app_date] => 1996-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 11459 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/014/06014685.pdf [firstpage_image] =>[orig_patent_app_number] => 737373 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3993677 [patent_doc_number] => 05910905 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-08 [patent_title] => 'System and method for detection of dispersed broadband signals' [patent_app_type] => 1 [patent_app_number] => 8/744435 [patent_app_country] => US [patent_app_date] => 1996-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 9333 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/910/05910905.pdf [firstpage_image] =>[orig_patent_app_number] => 744435 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3891740 [patent_doc_number] => 05805476 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-08 [patent_title] => 'Very large scale integrated circuit for performing bit-serial matrix transposition operation' [patent_app_type] => 1 [patent_app_number] => 8/742342 [patent_app_country] => US [patent_app_date] => 1996-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 2464 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/805/05805476.pdf [firstpage_image] =>[orig_patent_app_number] => 742342 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3915477 [patent_doc_number] => 05951632 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-14 [patent_title] => 'Parallel signal processing circuit, semiconductor device having the circuit, and signal processing system having the circuit' [patent_app_type] => 1 [patent_app_number] => 8/736938 [patent_app_country] => US [patent_app_date] => 1996-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 25 [patent_no_of_words] => 12941 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 16 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/951/05951632.pdf [firstpage_image] =>[orig_patent_app_number] => 736938 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3873379 [patent_doc_number] => 05793655 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-11 [patent_title] => 'Sum of the absolute values generator' [patent_app_type] => 1 [patent_app_number] => 8/740046 [patent_app_country] => US [patent_app_date] => 1996-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 5395 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/793/05793655.pdf [firstpage_image] =>[orig_patent_app_number] => 740046 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3853486 [patent_doc_number] => 05745393 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-28 [patent_title] => 'Left-shifting an integer operand and providing a clamped integer result' [patent_app_type] => 1 [patent_app_number] => 8/731655 [patent_app_country] => US [patent_app_date] => 1996-10-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 7474 [patent_no_of_claims] => 50 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/745/05745393.pdf [firstpage_image] =>[orig_patent_app_number] => 731655 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3807560 [patent_doc_number] => 05781463 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-14 [patent_title] => 'Adaptive digital filter with high speed and high precision coefficient sequence generation' [patent_app_type] => 1 [patent_app_number] => 8/731235 [patent_app_country] => US [patent_app_date] => 1996-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 11261 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/781/05781463.pdf [firstpage_image] =>[orig_patent_app_number] => 731235 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4336344 [patent_doc_number] => 06249798 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-19 [patent_title] => 'Method, apparatus and computer system for directly transferring and translating data between an integer processing unit and a floating point processing unit' [patent_app_type] => 1 [patent_app_number] => 8/728646 [patent_app_country] => US [patent_app_date] => 1996-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 9372 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/249/06249798.pdf [firstpage_image] =>[orig_patent_app_number] => 728646 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3791823 [patent_doc_number] => 05818746 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-06 [patent_title] => 'Digital signal processing' [patent_app_type] => 1 [patent_app_number] => 8/729770 [patent_app_country] => US [patent_app_date] => 1996-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2193 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/818/05818746.pdf [firstpage_image] =>[orig_patent_app_number] => 729770 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3892102 [patent_doc_number] => 05748515 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-05 [patent_title] => 'Data processing condition code flags' [patent_app_type] => 1 [patent_app_number] => 8/727225 [patent_app_country] => US [patent_app_date] => 1996-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 21132 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 262 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/748/05748515.pdf [firstpage_image] =>[orig_patent_app_number] => 727225 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3873366 [patent_doc_number] => 05793654 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-11 [patent_title] => 'Saturating alignment shifter' [patent_app_type] => 1 [patent_app_number] => 8/719835 [patent_app_country] => US [patent_app_date] => 1996-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 6684 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/793/05793654.pdf [firstpage_image] =>[orig_patent_app_number] => 719835 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3837533 [patent_doc_number] => 05784309 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-21 [patent_title] => 'Optical vector multiplier for neural networks' [patent_app_type] => 1 [patent_app_number] => 8/702599 [patent_app_country] => US [patent_app_date] => 1996-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 15 [patent_no_of_words] => 5678 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/784/05784309.pdf [firstpage_image] =>[orig_patent_app_number] => 702599 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3788997 [patent_doc_number] => 05808926 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-15 [patent_title] => 'Floating point addition methods and apparatus' [patent_app_type] => 1 [patent_app_number] => 8/717653 [patent_app_country] => US [patent_app_date] => 1996-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 9332 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/808/05808926.pdf [firstpage_image] =>[orig_patent_app_number] => 717653 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4064103 [patent_doc_number] => 05933360 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-03 [patent_title] => 'Method and apparatus for signal compression and processing using logarithmic differential compression' [patent_app_type] => 1 [patent_app_number] => 8/715534 [patent_app_country] => US [patent_app_date] => 1996-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 18 [patent_no_of_words] => 5763 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/933/05933360.pdf [firstpage_image] =>[orig_patent_app_number] => 715534 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3843609 [patent_doc_number] => 05740096 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-14 [patent_title] => 'Filter circuit for communication' [patent_app_type] => 1 [patent_app_number] => 8/708986 [patent_app_country] => US [patent_app_date] => 1996-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 19 [patent_no_of_words] => 4417 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/740/05740096.pdf [firstpage_image] =>[orig_patent_app_number] => 708986 [rel_patent_id] =>[rel_patent_doc_number] =>)