Tan V. Mai

Array ( [id] => 3727395 [patent_doc_number] => 05617344 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-01 [patent_title] => 'Fixed coefficient high decimation filter' [patent_app_type] => 1 [patent_app_number] => 8/457234 [patent_app_country] => US [patent_app_date] => 1995-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 41 [patent_no_of_words] => 14725 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/617/05617344.pdf [firstpage_image] =>[orig_patent_app_number] => 457234 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3835860 [patent_doc_number] => 05732007 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-24 [patent_title] => 'Computer methods and apparatus for eliminating leading non-significant digits in floating point computations' [patent_app_type] => 1 [patent_app_number] => 8/457336 [patent_app_country] => US [patent_app_date] => 1995-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 17 [patent_no_of_words] => 18661 [patent_no_of_claims] => 50 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/732/05732007.pdf [firstpage_image] =>[orig_patent_app_number] => 457336 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3553493 [patent_doc_number] => 05555200 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-10 [patent_title] => 'Charge domain bit-serial multiplying digital-analog converter' [patent_app_type] => 1 [patent_app_number] => 8/457827 [patent_app_country] => US [patent_app_date] => 1995-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3549 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/555/05555200.pdf [firstpage_image] =>[orig_patent_app_number] => 457827 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3703037 [patent_doc_number] => 05650950 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-22 [patent_title] => 'Apparatus and method for accurately establishing a cut-off frequency in an electronic filter' [patent_app_type] => 1 [patent_app_number] => 8/455867 [patent_app_country] => US [patent_app_date] => 1995-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 3077 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/650/05650950.pdf [firstpage_image] =>[orig_patent_app_number] => 455867 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3712677 [patent_doc_number] => 05675523 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-07 [patent_title] => 'Waveform data generating apparatus' [patent_app_type] => 1 [patent_app_number] => 8/453119 [patent_app_country] => US [patent_app_date] => 1995-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 38 [patent_no_of_words] => 8239 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/675/05675523.pdf [firstpage_image] =>[orig_patent_app_number] => 453119 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4411530 [patent_doc_number] => 06298360 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-02 [patent_title] => 'Method and apparatus for generating a highly random number while using existing circuitry' [patent_app_type] => 1 [patent_app_number] => 8/451796 [patent_app_country] => US [patent_app_date] => 1995-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 3295 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/298/06298360.pdf [firstpage_image] =>[orig_patent_app_number] => 451796 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3638551 [patent_doc_number] => 05687102 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-11-11 [patent_title] => 'Double precision (64 bit) shift operations using a 32 bit data path' [patent_app_type] => 1 [patent_app_number] => 8/451195 [patent_app_country] => US [patent_app_date] => 1995-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 3765 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/687/05687102.pdf [firstpage_image] =>[orig_patent_app_number] => 451195 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3612792 [patent_doc_number] => 05579255 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-26 [patent_title] => 'Analog arithmetic circuit with electric resistor networks and numerical solution method of fourth-order partial differential equation by the use of the circuit' [patent_app_type] => 1 [patent_app_number] => 8/449487 [patent_app_country] => US [patent_app_date] => 1995-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4343 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 432 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/579/05579255.pdf [firstpage_image] =>[orig_patent_app_number] => 449487 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3835804 [patent_doc_number] => 05732002 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-24 [patent_title] => 'Multi-rate IIR decimation and interpolation filters' [patent_app_type] => 1 [patent_app_number] => 8/447746 [patent_app_country] => US [patent_app_date] => 1995-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3588 [patent_no_of_claims] => 48 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/732/05732002.pdf [firstpage_image] =>[orig_patent_app_number] => 447746 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3562411 [patent_doc_number] => 05493525 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-20 [patent_title] => 'Carry-chain compiler' [patent_app_type] => 1 [patent_app_number] => 8/445505 [patent_app_country] => US [patent_app_date] => 1995-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4526 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/493/05493525.pdf [firstpage_image] =>[orig_patent_app_number] => 445505 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3889159 [patent_doc_number] => 05825675 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-20 [patent_title] => 'Apparatus and configuration method for a small, hand-held computing device' [patent_app_type] => 1 [patent_app_number] => 8/446389 [patent_app_country] => US [patent_app_date] => 1995-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 42 [patent_no_of_words] => 6739 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/825/05825675.pdf [firstpage_image] =>[orig_patent_app_number] => 446389 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3632828 [patent_doc_number] => 05612911 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-18 [patent_title] => 'Circuit and method for correction of a linear address during 16-bit addressing' [patent_app_type] => 1 [patent_app_number] => 8/444205 [patent_app_country] => US [patent_app_date] => 1995-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4571 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/612/05612911.pdf [firstpage_image] =>[orig_patent_app_number] => 444205 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3756426 [patent_doc_number] => 05717617 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-10 [patent_title] => 'Rate change filter and method' [patent_app_type] => 1 [patent_app_number] => 8/440707 [patent_app_country] => US [patent_app_date] => 1995-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 28 [patent_no_of_words] => 5563 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/717/05717617.pdf [firstpage_image] =>[orig_patent_app_number] => 440707 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3741051 [patent_doc_number] => 05636154 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-03 [patent_title] => 'Digital operation unit' [patent_app_type] => 1 [patent_app_number] => 8/435315 [patent_app_country] => US [patent_app_date] => 1995-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 994 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/636/05636154.pdf [firstpage_image] =>[orig_patent_app_number] => 435315 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3674103 [patent_doc_number] => 05668749 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-16 [patent_title] => 'Circuit for performing arithmetic operations in a demodulator' [patent_app_type] => 1 [patent_app_number] => 8/435105 [patent_app_country] => US [patent_app_date] => 1995-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4864 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/668/05668749.pdf [firstpage_image] =>[orig_patent_app_number] => 435105 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3704907 [patent_doc_number] => 05619440 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-08 [patent_title] => 'Multiplier circuit with rounding-off function' [patent_app_type] => 1 [patent_app_number] => 8/433013 [patent_app_country] => US [patent_app_date] => 1995-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 24 [patent_no_of_words] => 13287 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 271 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/619/05619440.pdf [firstpage_image] =>[orig_patent_app_number] => 433013 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3598487 [patent_doc_number] => 05517440 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-14 [patent_title] => 'Optimized binary adders and comparators for inputs having different widths' [patent_app_type] => 1 [patent_app_number] => 8/434162 [patent_app_country] => US [patent_app_date] => 1995-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 19 [patent_no_of_words] => 14398 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/517/05517440.pdf [firstpage_image] =>[orig_patent_app_number] => 434162 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3671338 [patent_doc_number] => 05657262 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-08-12 [patent_title] => 'Arithmetic and logic computation device and control method' [patent_app_type] => 1 [patent_app_number] => 8/423406 [patent_app_country] => US [patent_app_date] => 1995-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4268 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/657/05657262.pdf [firstpage_image] =>[orig_patent_app_number] => 423406 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3697446 [patent_doc_number] => 05644519 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-01 [patent_title] => 'Method and apparatus for a multiply and accumulate circuit having a dynamic saturation range' [patent_app_type] => 1 [patent_app_number] => 8/418355 [patent_app_country] => US [patent_app_date] => 1995-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3199 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/644/05644519.pdf [firstpage_image] =>[orig_patent_app_number] => 418355 [rel_patent_id] =>[rel_patent_doc_number] =>)