
Tan V Mai
Examiner (ID: 13419, Phone: (571)272-3726 , Office: P/2182 )
| Most Active Art Unit | 2193 |
| Art Unit(s) | 2787, 2183, 2121, 2182, 2193, 2301, 2306, 2124, 2786, 2302 |
| Total Applications | 3863 |
| Issued Applications | 3431 |
| Pending Applications | 94 |
| Abandoned Applications | 349 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10112703
[patent_doc_number] => 09148125
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-29
[patent_title] => 'High order discrete time charge rotating passive infinite impulse response filter'
[patent_app_type] => utility
[patent_app_number] => 14/039466
[patent_app_country] => US
[patent_app_date] => 2013-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 46
[patent_no_of_words] => 13122
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14039466
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/039466 | High order discrete time charge rotating passive infinite impulse response filter | Sep 26, 2013 | Issued |
Array
(
[id] => 11006004
[patent_doc_number] => 20160202954
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-14
[patent_title] => 'VOLTAGE CONTROLLED NANO-MAGNETIC RANDOM NUMBER GENERATOR'
[patent_app_type] => utility
[patent_app_number] => 14/912895
[patent_app_country] => US
[patent_app_date] => 2013-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7045
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14912895
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/912895 | VOLTAGE CONTROLLED NANO-MAGNETIC RANDOM NUMBER GENERATOR | Sep 26, 2013 | Abandoned |
Array
(
[id] => 10130895
[patent_doc_number] => 09164730
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-20
[patent_title] => 'Self-timed logic bit stream generator with command to run for a number of state transitions'
[patent_app_type] => utility
[patent_app_number] => 14/037303
[patent_app_country] => US
[patent_app_date] => 2013-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 37
[patent_no_of_words] => 15329
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14037303
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/037303 | Self-timed logic bit stream generator with command to run for a number of state transitions | Sep 24, 2013 | Issued |
Array
(
[id] => 10644236
[patent_doc_number] => 09361105
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-06-07
[patent_title] => 'Technique for counting values in a register'
[patent_app_type] => utility
[patent_app_number] => 14/033385
[patent_app_country] => US
[patent_app_date] => 2013-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5945
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14033385
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/033385 | Technique for counting values in a register | Sep 19, 2013 | Issued |
Array
(
[id] => 9932872
[patent_doc_number] => 20150081064
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-19
[patent_title] => 'COMBINING AUDIO SAMPLES BY AUTOMATICALLY ADJUSTING SAMPLE CHARACTERISTICS'
[patent_app_type] => utility
[patent_app_number] => 14/032145
[patent_app_country] => US
[patent_app_date] => 2013-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 18264
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14032145
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/032145 | Combining audio samples by automatically adjusting sample characteristics | Sep 18, 2013 | Issued |
Array
(
[id] => 9933561
[patent_doc_number] => 20150081753
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-19
[patent_title] => 'TECHNIQUE FOR PERFORMING ARBITRARY WIDTH INTEGER ARITHMETIC OPERATIONS USING FIXED WIDTH ELEMENTS'
[patent_app_type] => utility
[patent_app_number] => 14/026829
[patent_app_country] => US
[patent_app_date] => 2013-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5317
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14026829
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/026829 | Technique for performing arbitrary width integer arithmetic operations using fixed width elements | Sep 12, 2013 | Issued |
Array
(
[id] => 11278850
[patent_doc_number] => 09495329
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-15
[patent_title] => 'Calculating node centralities in large networks and graphs'
[patent_app_type] => utility
[patent_app_number] => 14/025259
[patent_app_country] => US
[patent_app_date] => 2013-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5760
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 307
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14025259
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/025259 | Calculating node centralities in large networks and graphs | Sep 11, 2013 | Issued |
Array
(
[id] => 9213711
[patent_doc_number] => 20140012888
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-09
[patent_title] => 'Systems and Methods for Filter Initialization and Tuning'
[patent_app_type] => utility
[patent_app_number] => 14/022971
[patent_app_country] => US
[patent_app_date] => 2013-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8109
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14022971
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/022971 | Systems and methods for filter initialization and tuning | Sep 9, 2013 | Issued |
Array
(
[id] => 9341113
[patent_doc_number] => 20140067897
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-06
[patent_title] => 'FORMAL VERIFICATION OF BOOTH MULTIPLIERS'
[patent_app_type] => utility
[patent_app_number] => 14/019365
[patent_app_country] => US
[patent_app_date] => 2013-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6619
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14019365
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/019365 | Formal verification of booth multipliers | Sep 4, 2013 | Issued |
Array
(
[id] => 9911806
[patent_doc_number] => 20150067009
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-05
[patent_title] => 'SPARSE MATRIX DATA STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 14/015894
[patent_app_country] => US
[patent_app_date] => 2013-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7898
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14015894
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/015894 | Sparse matrix data structure | Aug 29, 2013 | Issued |
Array
(
[id] => 11882524
[patent_doc_number] => 09753695
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-05
[patent_title] => 'Datapath circuit for digital signal processors'
[patent_app_type] => utility
[patent_app_number] => 14/010946
[patent_app_country] => US
[patent_app_date] => 2013-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 7232
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14010946
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/010946 | Datapath circuit for digital signal processors | Aug 26, 2013 | Issued |
Array
(
[id] => 9264533
[patent_doc_number] => 20130346462
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-26
[patent_title] => 'INTERCONNECTED ARITHMETIC LOGIC UNITS'
[patent_app_type] => utility
[patent_app_number] => 14/011631
[patent_app_country] => US
[patent_app_date] => 2013-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5480
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14011631
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/011631 | Interconnected arithmetic logic units | Aug 26, 2013 | Issued |
Array
(
[id] => 9903191
[patent_doc_number] => 20150058391
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-26
[patent_title] => 'PROCESSOR WITH EFFICIENT ARITHMETIC UNITS'
[patent_app_type] => utility
[patent_app_number] => 13/974908
[patent_app_country] => US
[patent_app_date] => 2013-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3595
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13974908
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/974908 | Processor with efficient arithmetic units | Aug 22, 2013 | Issued |
Array
(
[id] => 10921915
[patent_doc_number] => 20140324936
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-30
[patent_title] => 'PROCESSOR FOR SOLVING MATHEMATICAL OPERATIONS'
[patent_app_type] => utility
[patent_app_number] => 13/971635
[patent_app_country] => US
[patent_app_date] => 2013-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2835
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13971635
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/971635 | PROCESSOR FOR SOLVING MATHEMATICAL OPERATIONS | Aug 19, 2013 | Abandoned |
Array
(
[id] => 11410850
[patent_doc_number] => 09558155
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-31
[patent_title] => 'Apparatus for performing modal interval calculations based on decoration configuration'
[patent_app_type] => utility
[patent_app_number] => 14/421272
[patent_app_country] => US
[patent_app_date] => 2013-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 34
[patent_no_of_words] => 8937
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14421272
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/421272 | Apparatus for performing modal interval calculations based on decoration configuration | Aug 14, 2013 | Issued |
Array
(
[id] => 10335481
[patent_doc_number] => 20150220486
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-06
[patent_title] => 'METHOD AND APPARATUS FOR LOW COMPLEXITY SPECTRAL ANALYSIS OF BIO-SIGNALS'
[patent_app_type] => utility
[patent_app_number] => 14/421719
[patent_app_country] => US
[patent_app_date] => 2013-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 11363
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14421719
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/421719 | Method and apparatus for low complexity spectral analysis of bio-signals | Aug 14, 2013 | Issued |
Array
(
[id] => 10117941
[patent_doc_number] => 09152827
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-06
[patent_title] => 'Apparatus for performing matrix vector multiplication approximation using crossbar arrays of resistive memory devices'
[patent_app_type] => utility
[patent_app_number] => 13/965459
[patent_app_country] => US
[patent_app_date] => 2013-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3569
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13965459
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/965459 | Apparatus for performing matrix vector multiplication approximation using crossbar arrays of resistive memory devices | Aug 12, 2013 | Issued |
Array
(
[id] => 11213857
[patent_doc_number] => 09442892
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-13
[patent_title] => 'Representing a function bandlimited within a polygonal space'
[patent_app_type] => utility
[patent_app_number] => 13/966070
[patent_app_country] => US
[patent_app_date] => 2013-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 5994
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13966070
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/966070 | Representing a function bandlimited within a polygonal space | Aug 12, 2013 | Issued |
Array
(
[id] => 9186834
[patent_doc_number] => 08626813
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-01-07
[patent_title] => 'Dual-path fused floating-point two-term dot product unit'
[patent_app_type] => utility
[patent_app_number] => 13/964479
[patent_app_country] => US
[patent_app_date] => 2013-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 8315
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13964479
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/964479 | Dual-path fused floating-point two-term dot product unit | Aug 11, 2013 | Issued |
Array
(
[id] => 9296706
[patent_doc_number] => 20140040341
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-02-06
[patent_title] => 'EFFICIENT COMPUTATION OF SKETCHES'
[patent_app_type] => utility
[patent_app_number] => 13/959450
[patent_app_country] => US
[patent_app_date] => 2013-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6911
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13959450
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/959450 | Efficient computation of sketches | Aug 4, 2013 | Issued |