
Tan V. Mai
Examiner (ID: 9332, Phone: (571)272-3726 , Office: P/2182 )
| Most Active Art Unit | 2193 |
| Art Unit(s) | 2121, 2301, 2124, 2182, 2183, 2786, 2306, 2787, 2193, 2302 |
| Total Applications | 3863 |
| Issued Applications | 3434 |
| Pending Applications | 94 |
| Abandoned Applications | 349 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17492129
[patent_doc_number] => 11281432
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-03-22
[patent_title] => Method and apparatus for true random number generator based on nuclear radiation
[patent_app_type] => utility
[patent_app_number] => 17/513661
[patent_app_country] => US
[patent_app_date] => 2021-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 5174
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17513661
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/513661 | Method and apparatus for true random number generator based on nuclear radiation | Oct 27, 2021 | Issued |
Array
(
[id] => 17416183
[patent_doc_number] => 20220051087
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-17
[patent_title] => Neural Network Architecture Using Convolution Engine Filter Weight Buffers
[patent_app_type] => utility
[patent_app_number] => 17/511363
[patent_app_country] => US
[patent_app_date] => 2021-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17773
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17511363
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/511363 | Neural network architecture using convolution engine filter weight buffers | Oct 25, 2021 | Issued |
Array
(
[id] => 17521933
[patent_doc_number] => 20220107782
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-07
[patent_title] => FLOATING POINT MULTIPLY HARDWARE USING DECOMPOSED COMPONENT NUMBERS
[patent_app_type] => utility
[patent_app_number] => 17/506506
[patent_app_country] => US
[patent_app_date] => 2021-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8290
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17506506
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/506506 | FLOATING POINT MULTIPLY HARDWARE USING DECOMPOSED COMPONENT NUMBERS | Oct 19, 2021 | Abandoned |
Array
(
[id] => 17558136
[patent_doc_number] => 11314844
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-04-26
[patent_title] => Incremental singular value decomposition in support of machine learning
[patent_app_type] => utility
[patent_app_number] => 17/504634
[patent_app_country] => US
[patent_app_date] => 2021-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 18
[patent_no_of_words] => 15194
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 300
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17504634
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/504634 | Incremental singular value decomposition in support of machine learning | Oct 18, 2021 | Issued |
Array
(
[id] => 19905742
[patent_doc_number] => 12282750
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-22
[patent_title] => Processing-in-memory devices having multiple operation circuits
[patent_app_type] => utility
[patent_app_number] => 17/498222
[patent_app_country] => US
[patent_app_date] => 2021-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 18418
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17498222
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/498222 | Processing-in-memory devices having multiple operation circuits | Oct 10, 2021 | Issued |
Array
(
[id] => 18527614
[patent_doc_number] => 11714605
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-01
[patent_title] => Acceleration circuitry
[patent_app_type] => utility
[patent_app_number] => 17/493659
[patent_app_country] => US
[patent_app_date] => 2021-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 10890
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17493659
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/493659 | Acceleration circuitry | Oct 3, 2021 | Issued |
Array
(
[id] => 17401797
[patent_doc_number] => 20220043887
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-10
[patent_title] => METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR DETERMINING CAUSALITY
[patent_app_type] => utility
[patent_app_number] => 17/489279
[patent_app_country] => US
[patent_app_date] => 2021-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13058
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17489279
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/489279 | Method, system, and computer program product for determining causality | Sep 28, 2021 | Issued |
Array
(
[id] => 17476385
[patent_doc_number] => 20220083889
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-17
[patent_title] => PARALLEL MULTI-QUBIT OPERATIONS ON A UNIVERSAL ION TRAP QUANTUM COMPUTER
[patent_app_type] => utility
[patent_app_number] => 17/448652
[patent_app_country] => US
[patent_app_date] => 2021-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9151
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17448652
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/448652 | Parallel multi-qubit operations on a universal ion trap quantum computer | Sep 22, 2021 | Issued |
Array
(
[id] => 17338055
[patent_doc_number] => 20220004386
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-06
[patent_title] => COMPUTE ARRAY OF A PROCESSOR WITH MIXED-PRECISION NUMERICAL LINEAR ALGEBRA SUPPORT
[patent_app_type] => utility
[patent_app_number] => 17/480279
[patent_app_country] => US
[patent_app_date] => 2021-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8317
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17480279
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/480279 | Compute array of a processor with mixed-precision numerical linear algebra support | Sep 20, 2021 | Issued |
Array
(
[id] => 18562010
[patent_doc_number] => 11727256
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-15
[patent_title] => Hardware architecture for processing data in neural network
[patent_app_type] => utility
[patent_app_number] => 17/459782
[patent_app_country] => US
[patent_app_date] => 2021-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 10659
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17459782
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/459782 | Hardware architecture for processing data in neural network | Aug 26, 2021 | Issued |
Array
(
[id] => 17408843
[patent_doc_number] => 11249725
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-02-15
[patent_title] => Method and apparatus for highly effective on-chip true random number generator utilizing beta decay
[patent_app_type] => utility
[patent_app_number] => 17/409971
[patent_app_country] => US
[patent_app_date] => 2021-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 6023
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17409971
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/409971 | Method and apparatus for highly effective on-chip true random number generator utilizing beta decay | Aug 23, 2021 | Issued |
Array
(
[id] => 18638524
[patent_doc_number] => 11763131
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-09-19
[patent_title] => Systems and methods for reducing power consumption of convolution operations for artificial neural networks
[patent_app_type] => utility
[patent_app_number] => 17/396555
[patent_app_country] => US
[patent_app_date] => 2021-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 22325
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17396555
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/396555 | Systems and methods for reducing power consumption of convolution operations for artificial neural networks | Aug 5, 2021 | Issued |
Array
(
[id] => 17430285
[patent_doc_number] => 20220057994
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-24
[patent_title] => Configurable MAC Pipelines for Finite-Impulse-Response Filtering, and Methods of Operating Same
[patent_app_type] => utility
[patent_app_number] => 17/391082
[patent_app_country] => US
[patent_app_date] => 2021-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 30749
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17391082
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/391082 | Configurable MAC pipelines for finite-impulse-response filtering, and methods of operating same | Aug 1, 2021 | Issued |
Array
(
[id] => 19426786
[patent_doc_number] => 12086206
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-10
[patent_title] => Matrix multiplier and operation method thereof
[patent_app_type] => utility
[patent_app_number] => 17/391045
[patent_app_country] => US
[patent_app_date] => 2021-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 6641
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17391045
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/391045 | Matrix multiplier and operation method thereof | Aug 1, 2021 | Issued |
Array
(
[id] => 17202025
[patent_doc_number] => 20210342120
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-04
[patent_title] => TRANSCENDENTAL FUNCTION EVALUATION
[patent_app_type] => utility
[patent_app_number] => 17/378916
[patent_app_country] => US
[patent_app_date] => 2021-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8669
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17378916
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/378916 | Transcendental function evaluation | Jul 18, 2021 | Issued |
Array
(
[id] => 17401795
[patent_doc_number] => 20220043885
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-10
[patent_title] => METHOD AND APPARATUS FOR CONVOLUTIONAL COMPUTATION BASED ON FLOATING GATE NVM ARRAY
[patent_app_type] => utility
[patent_app_number] => 17/373935
[patent_app_country] => US
[patent_app_date] => 2021-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7458
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17373935
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/373935 | Method and apparatus for convolutional computation based on floating gate NVM array | Jul 12, 2021 | Issued |
Array
(
[id] => 19538331
[patent_doc_number] => 12130884
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-29
[patent_title] => Dataflow accelerator architecture for general matrix-matrix multiplication and tensor computation in deep learning
[patent_app_type] => utility
[patent_app_number] => 17/374988
[patent_app_country] => US
[patent_app_date] => 2021-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 27
[patent_no_of_words] => 11580
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17374988
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/374988 | Dataflow accelerator architecture for general matrix-matrix multiplication and tensor computation in deep learning | Jul 12, 2021 | Issued |
Array
(
[id] => 19538331
[patent_doc_number] => 12130884
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-29
[patent_title] => Dataflow accelerator architecture for general matrix-matrix multiplication and tensor computation in deep learning
[patent_app_type] => utility
[patent_app_number] => 17/374988
[patent_app_country] => US
[patent_app_date] => 2021-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 27
[patent_no_of_words] => 11580
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17374988
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/374988 | Dataflow accelerator architecture for general matrix-matrix multiplication and tensor computation in deep learning | Jul 12, 2021 | Issued |
Array
(
[id] => 19538331
[patent_doc_number] => 12130884
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-29
[patent_title] => Dataflow accelerator architecture for general matrix-matrix multiplication and tensor computation in deep learning
[patent_app_type] => utility
[patent_app_number] => 17/374988
[patent_app_country] => US
[patent_app_date] => 2021-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 27
[patent_no_of_words] => 11580
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17374988
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/374988 | Dataflow accelerator architecture for general matrix-matrix multiplication and tensor computation in deep learning | Jul 12, 2021 | Issued |
Array
(
[id] => 19538331
[patent_doc_number] => 12130884
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-29
[patent_title] => Dataflow accelerator architecture for general matrix-matrix multiplication and tensor computation in deep learning
[patent_app_type] => utility
[patent_app_number] => 17/374988
[patent_app_country] => US
[patent_app_date] => 2021-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 27
[patent_no_of_words] => 11580
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17374988
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/374988 | Dataflow accelerator architecture for general matrix-matrix multiplication and tensor computation in deep learning | Jul 12, 2021 | Issued |