
Tan V. Mai
Examiner (ID: 15743)
| Most Active Art Unit | 2193 |
| Art Unit(s) | 2306, 2193, 2787, 2786, 2121, 2124, 2302, 2301, 2182, 2183 |
| Total Applications | 3863 |
| Issued Applications | 3431 |
| Pending Applications | 94 |
| Abandoned Applications | 349 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5621166
[patent_doc_number] => 20060190701
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-08-24
[patent_title] => 'Data processor'
[patent_app_type] => utility
[patent_app_number] => 11/271961
[patent_app_country] => US
[patent_app_date] => 2005-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 17219
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0190/20060190701.pdf
[firstpage_image] =>[orig_patent_app_number] => 11271961
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/271961 | Data processor with internal memory structure for processing stream data | Nov 13, 2005 | Issued |
Array
(
[id] => 294032
[patent_doc_number] => 07546332
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-09
[patent_title] => 'Apparatus and methods for implementation of mathematical functions'
[patent_app_type] => utility
[patent_app_number] => 11/269988
[patent_app_country] => US
[patent_app_date] => 2005-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2894
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/546/07546332.pdf
[firstpage_image] =>[orig_patent_app_number] => 11269988
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/269988 | Apparatus and methods for implementation of mathematical functions | Nov 8, 2005 | Issued |
Array
(
[id] => 7687979
[patent_doc_number] => 20070106719
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-10
[patent_title] => 'Integer square root algorithm for use in digital image processing'
[patent_app_type] => utility
[patent_app_number] => 11/269013
[patent_app_country] => US
[patent_app_date] => 2005-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5831
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0106/20070106719.pdf
[firstpage_image] =>[orig_patent_app_number] => 11269013
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/269013 | Integer square root algorithm for use in digital image processing | Nov 7, 2005 | Abandoned |
Array
(
[id] => 4874660
[patent_doc_number] => 20080201394
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-21
[patent_title] => 'Computer Technical Solution Of The Digital Engineering Method Of Hybrid Numeral Carry System And Carry Line'
[patent_app_type] => utility
[patent_app_number] => 11/667211
[patent_app_country] => US
[patent_app_date] => 2005-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 19955
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0201/20080201394.pdf
[firstpage_image] =>[orig_patent_app_number] => 11667211
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/667211 | Computer technical solution of the digital engineering method of hybrid numeral carry system and carry line | Nov 2, 2005 | Issued |
Array
(
[id] => 146227
[patent_doc_number] => 07689642
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-03-30
[patent_title] => 'Efficient accuracy check for Newton-Raphson divide and square-root operations'
[patent_app_type] => utility
[patent_app_number] => 11/266838
[patent_app_country] => US
[patent_app_date] => 2005-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 5247
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/689/07689642.pdf
[firstpage_image] =>[orig_patent_app_number] => 11266838
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/266838 | Efficient accuracy check for Newton-Raphson divide and square-root operations | Nov 2, 2005 | Issued |
Array
(
[id] => 4588997
[patent_doc_number] => 07831649
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-11-09
[patent_title] => 'Method for transforming data by look-up table'
[patent_app_type] => utility
[patent_app_number] => 11/576565
[patent_app_country] => US
[patent_app_date] => 2005-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 2632
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/831/07831649.pdf
[firstpage_image] =>[orig_patent_app_number] => 11576565
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/576565 | Method for transforming data by look-up table | Nov 1, 2005 | Issued |
Array
(
[id] => 5778266
[patent_doc_number] => 20060106906
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-18
[patent_title] => 'Digital filter system and method'
[patent_app_type] => utility
[patent_app_number] => 11/260443
[patent_app_country] => US
[patent_app_date] => 2005-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2032
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0106/20060106906.pdf
[firstpage_image] =>[orig_patent_app_number] => 11260443
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/260443 | Digital filter system whose stopband roots lie on unit circle of complex plane and associated method | Oct 26, 2005 | Issued |
Array
(
[id] => 248685
[patent_doc_number] => 07587445
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-09-08
[patent_title] => 'Complex multiplex feedback filter'
[patent_app_type] => utility
[patent_app_number] => 11/253478
[patent_app_country] => US
[patent_app_date] => 2005-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 2748
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/587/07587445.pdf
[firstpage_image] =>[orig_patent_app_number] => 11253478
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/253478 | Complex multiplex feedback filter | Oct 17, 2005 | Issued |
Array
(
[id] => 7992713
[patent_doc_number] => 08078663
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-12-13
[patent_title] => 'Optical correlation apparatus and method'
[patent_app_type] => utility
[patent_app_number] => 11/664348
[patent_app_country] => US
[patent_app_date] => 2005-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 10715
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/078/08078663.pdf
[firstpage_image] =>[orig_patent_app_number] => 11664348
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/664348 | Optical correlation apparatus and method | Oct 17, 2005 | Issued |
Array
(
[id] => 5696040
[patent_doc_number] => 20060156187
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-07-13
[patent_title] => 'Method and apparatus for multiple polynomial-based random number generation'
[patent_app_type] => utility
[patent_app_number] => 11/248250
[patent_app_country] => US
[patent_app_date] => 2005-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3053
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0156/20060156187.pdf
[firstpage_image] =>[orig_patent_app_number] => 11248250
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/248250 | Method and apparatus for multiple polynomial-based random number generation | Oct 12, 2005 | Abandoned |
Array
(
[id] => 5882192
[patent_doc_number] => 20060031275
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-09
[patent_title] => 'Digital IF processing block having finite impulse response (FIR) decimation stages'
[patent_app_type] => utility
[patent_app_number] => 11/247302
[patent_app_country] => US
[patent_app_date] => 2005-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3046
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0031/20060031275.pdf
[firstpage_image] =>[orig_patent_app_number] => 11247302
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/247302 | Digital IF processing block having finite impulse response (FIR) decimation stages | Oct 10, 2005 | Issued |
Array
(
[id] => 4588971
[patent_doc_number] => 07831645
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-11-09
[patent_title] => 'Digital resonant shelf filter'
[patent_app_type] => utility
[patent_app_number] => 11/249162
[patent_app_country] => US
[patent_app_date] => 2005-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 4019
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/831/07831645.pdf
[firstpage_image] =>[orig_patent_app_number] => 11249162
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/249162 | Digital resonant shelf filter | Oct 10, 2005 | Issued |
Array
(
[id] => 7598216
[patent_doc_number] => 07584237
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-09-01
[patent_title] => 'Fast hardware divider'
[patent_app_type] => utility
[patent_app_number] => 11/247628
[patent_app_country] => US
[patent_app_date] => 2005-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6049
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/584/07584237.pdf
[firstpage_image] =>[orig_patent_app_number] => 11247628
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/247628 | Fast hardware divider | Oct 10, 2005 | Issued |
Array
(
[id] => 5718934
[patent_doc_number] => 20060071707
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-04-06
[patent_title] => 'Analog filter with passive components for discrete time signals'
[patent_app_type] => utility
[patent_app_number] => 11/244773
[patent_app_country] => US
[patent_app_date] => 2005-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8512
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0071/20060071707.pdf
[firstpage_image] =>[orig_patent_app_number] => 11244773
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/244773 | Analog filter with passive components for discrete time signals | Oct 5, 2005 | Issued |
Array
(
[id] => 4956320
[patent_doc_number] => 20080189344
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-07
[patent_title] => 'Electronic Abacus and Operation Method of the Electronic Abacus'
[patent_app_type] => utility
[patent_app_number] => 11/576866
[patent_app_country] => US
[patent_app_date] => 2005-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 8691
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0189/20080189344.pdf
[firstpage_image] =>[orig_patent_app_number] => 11576866
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/576866 | Electronic abacus and operation method of the electronic abacus | Sep 29, 2005 | Issued |
Array
(
[id] => 162896
[patent_doc_number] => 07676535
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-03-09
[patent_title] => 'Enhanced floating-point unit for extended functions'
[patent_app_type] => utility
[patent_app_number] => 11/236984
[patent_app_country] => US
[patent_app_date] => 2005-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4602
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/676/07676535.pdf
[firstpage_image] =>[orig_patent_app_number] => 11236984
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/236984 | Enhanced floating-point unit for extended functions | Sep 27, 2005 | Issued |
Array
(
[id] => 5638731
[patent_doc_number] => 20060069705
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-30
[patent_title] => 'Arithmetic processing device'
[patent_app_type] => utility
[patent_app_number] => 11/238033
[patent_app_country] => US
[patent_app_date] => 2005-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4432
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0069/20060069705.pdf
[firstpage_image] =>[orig_patent_app_number] => 11238033
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/238033 | Arithmetic processing device with invalid input keystroke recognition and menu return function | Sep 27, 2005 | Issued |
Array
(
[id] => 162903
[patent_doc_number] => 07676537
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-03-09
[patent_title] => 'Address generation method for combining multiple selection results'
[patent_app_type] => utility
[patent_app_number] => 11/237165
[patent_app_country] => US
[patent_app_date] => 2005-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 9529
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/676/07676537.pdf
[firstpage_image] =>[orig_patent_app_number] => 11237165
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/237165 | Address generation method for combining multiple selection results | Sep 26, 2005 | Issued |
Array
(
[id] => 244933
[patent_doc_number] => 07590676
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-09-15
[patent_title] => 'Programmable logic device with specialized multiplier blocks'
[patent_app_type] => utility
[patent_app_number] => 11/238040
[patent_app_country] => US
[patent_app_date] => 2005-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 2552
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/590/07590676.pdf
[firstpage_image] =>[orig_patent_app_number] => 11238040
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/238040 | Programmable logic device with specialized multiplier blocks | Sep 26, 2005 | Issued |
Array
(
[id] => 4469279
[patent_doc_number] => 07882164
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-02-01
[patent_title] => 'Image convolution engine optimized for use in programmable gate arrays'
[patent_app_type] => utility
[patent_app_number] => 11/233938
[patent_app_country] => US
[patent_app_date] => 2005-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 2191
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 377
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/882/07882164.pdf
[firstpage_image] =>[orig_patent_app_number] => 11233938
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/233938 | Image convolution engine optimized for use in programmable gate arrays | Sep 21, 2005 | Issued |