
Tan V. Mai
Examiner (ID: 15743)
| Most Active Art Unit | 2193 |
| Art Unit(s) | 2306, 2193, 2787, 2786, 2121, 2124, 2302, 2301, 2182, 2183 |
| Total Applications | 3863 |
| Issued Applications | 3431 |
| Pending Applications | 94 |
| Abandoned Applications | 349 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 816273
[patent_doc_number] => 07415495
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-08-19
[patent_title] => 'Selective filter having linear phase'
[patent_app_type] => utility
[patent_app_number] => 10/798378
[patent_app_country] => US
[patent_app_date] => 2004-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 19
[patent_no_of_words] => 2819
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/415/07415495.pdf
[firstpage_image] =>[orig_patent_app_number] => 10798378
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/798378 | Selective filter having linear phase | Mar 11, 2004 | Issued |
Array
(
[id] => 6946045
[patent_doc_number] => 20050198094
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-08
[patent_title] => 'Adder-subtracter circuit'
[patent_app_type] => utility
[patent_app_number] => 10/793036
[patent_app_country] => US
[patent_app_date] => 2004-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4632
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0198/20050198094.pdf
[firstpage_image] =>[orig_patent_app_number] => 10793036
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/793036 | Adder-subtracter circuit | Mar 4, 2004 | Issued |
Array
(
[id] => 5042037
[patent_doc_number] => 20070094319
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-04-26
[patent_title] => 'Digital filter and listening device'
[patent_app_type] => utility
[patent_app_number] => 10/547687
[patent_app_country] => US
[patent_app_date] => 2004-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 1871
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0094/20070094319.pdf
[firstpage_image] =>[orig_patent_app_number] => 10547687
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/547687 | Digital filter having a fir filter and a warped fir filter, and a listening device including such a digital filter | Mar 2, 2004 | Issued |
Array
(
[id] => 914345
[patent_doc_number] => 07330865
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-02-12
[patent_title] => 'Digital filter and its designing method'
[patent_app_type] => utility
[patent_app_number] => 10/708405
[patent_app_country] => US
[patent_app_date] => 2004-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 22
[patent_no_of_words] => 8902
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/330/07330865.pdf
[firstpage_image] =>[orig_patent_app_number] => 10708405
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/708405 | Digital filter and its designing method | Feb 29, 2004 | Issued |
Array
(
[id] => 5232218
[patent_doc_number] => 20070294326
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-20
[patent_title] => 'Hybrid Computer'
[patent_app_type] => utility
[patent_app_number] => 10/590594
[patent_app_country] => US
[patent_app_date] => 2004-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4558
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0294/20070294326.pdf
[firstpage_image] =>[orig_patent_app_number] => 10590594
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/590594 | Hybrid Computer | Feb 26, 2004 | Abandoned |
Array
(
[id] => 600066
[patent_doc_number] => 07437402
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-10-14
[patent_title] => 'Low-power, high-speed word comparator'
[patent_app_type] => utility
[patent_app_number] => 10/787817
[patent_app_country] => US
[patent_app_date] => 2004-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6785
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/437/07437402.pdf
[firstpage_image] =>[orig_patent_app_number] => 10787817
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/787817 | Low-power, high-speed word comparator | Feb 24, 2004 | Issued |
Array
(
[id] => 7052277
[patent_doc_number] => 20050187996
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-25
[patent_title] => 'Multiplierless correlators for HIPERLAN/2 and IEEE 802.11A wireless local area networks'
[patent_app_type] => utility
[patent_app_number] => 10/784820
[patent_app_country] => US
[patent_app_date] => 2004-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5259
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0187/20050187996.pdf
[firstpage_image] =>[orig_patent_app_number] => 10784820
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/784820 | Multiplierless correlators for HIPERLAN/2 and IEEE 802.11A wireless local area networks | Feb 23, 2004 | Issued |
Array
(
[id] => 7473859
[patent_doc_number] => 20040167957
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-26
[patent_title] => 'Self-timed carry look-ahead adder and summation method thereof'
[patent_app_type] => new
[patent_app_number] => 10/781824
[patent_app_country] => US
[patent_app_date] => 2004-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5340
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 306
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0167/20040167957.pdf
[firstpage_image] =>[orig_patent_app_number] => 10781824
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/781824 | Self-timed carry look-ahead adder and summation method thereof | Feb 19, 2004 | Issued |
Array
(
[id] => 355259
[patent_doc_number] => 07493353
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-02-17
[patent_title] => 'Stochastic processor, driving method thereof, and recognition process device using the same'
[patent_app_type] => utility
[patent_app_number] => 10/781819
[patent_app_country] => US
[patent_app_date] => 2004-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 42
[patent_no_of_words] => 14888
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/493/07493353.pdf
[firstpage_image] =>[orig_patent_app_number] => 10781819
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/781819 | Stochastic processor, driving method thereof, and recognition process device using the same | Feb 19, 2004 | Issued |
Array
(
[id] => 585400
[patent_doc_number] => 07467176
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-12-16
[patent_title] => 'Saturation and rounding in multiply-accumulate blocks'
[patent_app_type] => utility
[patent_app_number] => 10/783829
[patent_app_country] => US
[patent_app_date] => 2004-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 6008
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/467/07467176.pdf
[firstpage_image] =>[orig_patent_app_number] => 10783829
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/783829 | Saturation and rounding in multiply-accumulate blocks | Feb 19, 2004 | Issued |
Array
(
[id] => 135958
[patent_doc_number] => 07702707
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-04-20
[patent_title] => 'Waveform generation'
[patent_app_type] => utility
[patent_app_number] => 10/548115
[patent_app_country] => US
[patent_app_date] => 2004-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 17
[patent_no_of_words] => 6126
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/702/07702707.pdf
[firstpage_image] =>[orig_patent_app_number] => 10548115
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/548115 | Waveform generation | Feb 11, 2004 | Issued |
Array
(
[id] => 7140386
[patent_doc_number] => 20050182803
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-18
[patent_title] => 'Finite impulse response filter method and apparatus'
[patent_app_type] => utility
[patent_app_number] => 10/776509
[patent_app_country] => US
[patent_app_date] => 2004-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3832
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0182/20050182803.pdf
[firstpage_image] =>[orig_patent_app_number] => 10776509
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/776509 | Finite impulse response filter method and apparatus | Feb 11, 2004 | Issued |
Array
(
[id] => 7140388
[patent_doc_number] => 20050182805
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-18
[patent_title] => 'High performance FIR filter'
[patent_app_type] => utility
[patent_app_number] => 10/777590
[patent_app_country] => US
[patent_app_date] => 2004-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2210
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0182/20050182805.pdf
[firstpage_image] =>[orig_patent_app_number] => 10777590
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/777590 | High performance FIR filter | Feb 11, 2004 | Issued |
Array
(
[id] => 873028
[patent_doc_number] => 07366747
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-04-29
[patent_title] => 'Digital filter circuit and data processing method'
[patent_app_type] => utility
[patent_app_number] => 10/775325
[patent_app_country] => US
[patent_app_date] => 2004-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4575
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/366/07366747.pdf
[firstpage_image] =>[orig_patent_app_number] => 10775325
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/775325 | Digital filter circuit and data processing method | Feb 10, 2004 | Issued |
Array
(
[id] => 6913847
[patent_doc_number] => 20050177605
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-11
[patent_title] => 'Computation of logarithmic and exponential functions'
[patent_app_type] => utility
[patent_app_number] => 10/774385
[patent_app_country] => US
[patent_app_date] => 2004-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5338
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0177/20050177605.pdf
[firstpage_image] =>[orig_patent_app_number] => 10774385
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/774385 | Computation of logarithmic and exponential functions | Feb 9, 2004 | Abandoned |
Array
(
[id] => 5248711
[patent_doc_number] => 20070244945
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-18
[patent_title] => 'Analog circuit arrangement for creating elliptic functions'
[patent_app_type] => utility
[patent_app_number] => 10/555513
[patent_app_country] => US
[patent_app_date] => 2004-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3536
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0244/20070244945.pdf
[firstpage_image] =>[orig_patent_app_number] => 10555513
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/555513 | Analog circuit system for generating elliptic functions | Feb 8, 2004 | Issued |
Array
(
[id] => 384515
[patent_doc_number] => 07308471
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-12-11
[patent_title] => 'Method and device for performing operations involving multiplication of selectively partitioned binary inputs using booth encoding'
[patent_app_type] => utility
[patent_app_number] => 10/774363
[patent_app_country] => US
[patent_app_date] => 2004-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 10096
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/308/07308471.pdf
[firstpage_image] =>[orig_patent_app_number] => 10774363
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/774363 | Method and device for performing operations involving multiplication of selectively partitioned binary inputs using booth encoding | Feb 5, 2004 | Issued |
Array
(
[id] => 6973577
[patent_doc_number] => 20050038842
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-17
[patent_title] => 'Processor for FIR filtering'
[patent_app_type] => utility
[patent_app_number] => 10/772578
[patent_app_country] => US
[patent_app_date] => 2004-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5839
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 16
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0038/20050038842.pdf
[firstpage_image] =>[orig_patent_app_number] => 10772578
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/772578 | Processor for FIR filtering | Feb 3, 2004 | Abandoned |
Array
(
[id] => 7672214
[patent_doc_number] => 20040181565
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-16
[patent_title] => 'Matrix calculation device'
[patent_app_type] => new
[patent_app_number] => 10/485486
[patent_app_country] => US
[patent_app_date] => 2004-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7281
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0181/20040181565.pdf
[firstpage_image] =>[orig_patent_app_number] => 10485486
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/485486 | Matrix calculation device | Feb 1, 2004 | Abandoned |
Array
(
[id] => 589121
[patent_doc_number] => 07464131
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-12-09
[patent_title] => 'Logical calculation circuit, logical calculation device, and logical calculation method'
[patent_app_type] => utility
[patent_app_number] => 10/543356
[patent_app_country] => US
[patent_app_date] => 2004-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 49
[patent_figures_cnt] => 81
[patent_no_of_words] => 22613
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 30
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/464/07464131.pdf
[firstpage_image] =>[orig_patent_app_number] => 10543356
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/543356 | Logical calculation circuit, logical calculation device, and logical calculation method | Feb 1, 2004 | Issued |