Tan V. Mai

Array ( [id] => 404013 [patent_doc_number] => 07293055 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-11-06 [patent_title] => 'Flexible adaptation engine for adaptive transversal filters' [patent_app_type] => utility [patent_app_number] => 10/725183 [patent_app_country] => US [patent_app_date] => 2003-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5468 [patent_no_of_claims] => 54 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/293/07293055.pdf [firstpage_image] =>[orig_patent_app_number] => 10725183 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 735664 [patent_doc_number] => 07043520 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-09 [patent_title] => 'High-speed/low power finite impulse response filter' [patent_app_type] => utility [patent_app_number] => 10/724506 [patent_app_country] => US [patent_app_date] => 2003-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2889 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/043/07043520.pdf [firstpage_image] =>[orig_patent_app_number] => 10724506 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 404010 [patent_doc_number] => 07293053 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-11-06 [patent_title] => 'Digital random generator based on an arithmetic compressor' [patent_app_type] => utility [patent_app_number] => 10/721079 [patent_app_country] => US [patent_app_date] => 2003-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2928 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/293/07293053.pdf [firstpage_image] =>[orig_patent_app_number] => 10721079 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 538332 [patent_doc_number] => 07188131 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-03-06 [patent_title] => 'Random number generator' [patent_app_type] => utility [patent_app_number] => 10/721655 [patent_app_country] => US [patent_app_date] => 2003-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2564 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/188/07188131.pdf [firstpage_image] =>[orig_patent_app_number] => 10721655 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6940863 [patent_doc_number] => 20050114426 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-26 [patent_title] => 'Filtering, equalization, and power estimation for enabling higher speed signal transmission' [patent_app_type] => utility [patent_app_number] => 10/719539 [patent_app_country] => US [patent_app_date] => 2003-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7399 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0114/20050114426.pdf [firstpage_image] =>[orig_patent_app_number] => 10719539 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7391116 [patent_doc_number] => 20040083251 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-29 [patent_title] => 'Parallel modulo arithmetic using bitwise logical operations' [patent_app_type] => new [patent_app_number] => 10/296957 [patent_app_country] => US [patent_app_date] => 2003-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 19709 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 18 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0083/20040083251.pdf [firstpage_image] =>[orig_patent_app_number] => 10296957 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7676340 [patent_doc_number] => 20040153487 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-05 [patent_title] => 'Linearly scalable finite impulse response filter' [patent_app_type] => new [patent_app_number] => 10/715133 [patent_app_country] => US [patent_app_date] => 2003-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2348 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0153/20040153487.pdf [firstpage_image] =>[orig_patent_app_number] => 10715133 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7439330 [patent_doc_number] => 20040162865 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-19 [patent_title] => 'Method and apparatus for executing an affine or non-affine transformation' [patent_app_type] => new [patent_app_number] => 10/478273 [patent_app_country] => US [patent_app_date] => 2003-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3132 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0162/20040162865.pdf [firstpage_image] =>[orig_patent_app_number] => 10478273 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 897464 [patent_doc_number] => 07346642 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-03-18 [patent_title] => 'Arithmetic processor utilizing multi-table look up to obtain reciprocal operands' [patent_app_type] => utility [patent_app_number] => 10/714554 [patent_app_country] => US [patent_app_date] => 2003-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 8519 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/346/07346642.pdf [firstpage_image] =>[orig_patent_app_number] => 10714554 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7340701 [patent_doc_number] => 20040133613 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-08 [patent_title] => 'High-speed inverse discrete cosine transformation method and apparatus' [patent_app_type] => new [patent_app_number] => 10/712022 [patent_app_country] => US [patent_app_date] => 2003-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4651 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0133/20040133613.pdf [firstpage_image] =>[orig_patent_app_number] => 10712022 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7466625 [patent_doc_number] => 20040096070 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-05-20 [patent_title] => 'Method and apparatus for suppressing limit cycles in noise shaping filters' [patent_app_type] => new [patent_app_number] => 10/712610 [patent_app_country] => US [patent_app_date] => 2003-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5428 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0096/20040096070.pdf [firstpage_image] =>[orig_patent_app_number] => 10712610 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6906948 [patent_doc_number] => 20050102343 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-12 [patent_title] => 'Fast solution of integral equations representing wave propagation' [patent_app_type] => utility [patent_app_number] => 10/706605 [patent_app_country] => US [patent_app_date] => 2003-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 16057 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0102/20050102343.pdf [firstpage_image] =>[orig_patent_app_number] => 10706605 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 927317 [patent_doc_number] => 07318080 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-01-08 [patent_title] => 'Split radix multiplication' [patent_app_type] => utility [patent_app_number] => 10/701634 [patent_app_country] => US [patent_app_date] => 2003-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 8132 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/318/07318080.pdf [firstpage_image] =>[orig_patent_app_number] => 10701634 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6906942 [patent_doc_number] => 20050102337 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-12 [patent_title] => 'Frequency locked digitally tuned oscillator synthesizer' [patent_app_type] => utility [patent_app_number] => 10/701914 [patent_app_country] => US [patent_app_date] => 2003-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 7954 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0102/20050102337.pdf [firstpage_image] =>[orig_patent_app_number] => 10701914 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7456203 [patent_doc_number] => 20040186875 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-23 [patent_title] => 'Stochastic processor and stochastic computer using the same' [patent_app_type] => new [patent_app_number] => 10/701082 [patent_app_country] => US [patent_app_date] => 2003-11-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 9631 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0186/20040186875.pdf [firstpage_image] =>[orig_patent_app_number] => 10701082 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 911922 [patent_doc_number] => 07334008 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-02-19 [patent_title] => 'Quantum gate for carrying out a grover\'s quantum algorithm and a relative method of performing the interference operation of a grover\'s quantum algorithm' [patent_app_type] => utility [patent_app_number] => 10/701160 [patent_app_country] => US [patent_app_date] => 2003-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 3725 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 220 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/334/07334008.pdf [firstpage_image] =>[orig_patent_app_number] => 10701160 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 881782 [patent_doc_number] => 07359928 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-15 [patent_title] => 'Hardware quantum gate' [patent_app_type] => utility [patent_app_number] => 10/701150 [patent_app_country] => US [patent_app_date] => 2003-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 19 [patent_no_of_words] => 5197 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/359/07359928.pdf [firstpage_image] =>[orig_patent_app_number] => 10701150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7673780 [patent_doc_number] => 20040128338 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-01 [patent_title] => 'Pipelined multiplicative division with IEEE rounding' [patent_app_type] => new [patent_app_number] => 10/695623 [patent_app_country] => US [patent_app_date] => 2003-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4015 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0128/20040128338.pdf [firstpage_image] =>[orig_patent_app_number] => 10695623 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7373900 [patent_doc_number] => 20040093470 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-05-13 [patent_title] => 'Parallel processing method for inverse matrix for shared memory type scalar parallel computer' [patent_app_type] => new [patent_app_number] => 10/692533 [patent_app_country] => US [patent_app_date] => 2003-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 30 [patent_no_of_words] => 8348 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0093/20040093470.pdf [firstpage_image] =>[orig_patent_app_number] => 10692533 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 546789 [patent_doc_number] => 07185035 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-02-27 [patent_title] => 'Arithmetic structures for programmable logic devices' [patent_app_type] => utility [patent_app_number] => 10/693576 [patent_app_country] => US [patent_app_date] => 2003-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 21 [patent_no_of_words] => 8262 [patent_no_of_claims] => 56 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/185/07185035.pdf [firstpage_image] =>[orig_patent_app_number] => 10693576 [rel_patent_id] =>[rel_patent_doc_number] =>)