
Tan V. Mai
Examiner (ID: 15743)
| Most Active Art Unit | 2193 |
| Art Unit(s) | 2306, 2193, 2787, 2786, 2121, 2124, 2302, 2301, 2182, 2183 |
| Total Applications | 3863 |
| Issued Applications | 3431 |
| Pending Applications | 94 |
| Abandoned Applications | 349 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7678427
[patent_doc_number] => 20030195909
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-10-16
[patent_title] => 'Compensation scheme for reducing delay in a digital impedance matching circuit to improve return loss'
[patent_app_type] => new
[patent_app_number] => 10/123677
[patent_app_country] => US
[patent_app_date] => 2002-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2770
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0195/20030195909.pdf
[firstpage_image] =>[orig_patent_app_number] => 10123677
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/123677 | Compensation scheme for reducing delay in a digital impedance matching circuit to improve return loss | Apr 15, 2002 | Issued |
Array
(
[id] => 785841
[patent_doc_number] => 06993550
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-01-31
[patent_title] => 'Fixed point multiplying apparatus and method using encoded multiplicand'
[patent_app_type] => utility
[patent_app_number] => 10/121726
[patent_app_country] => US
[patent_app_date] => 2002-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 3876
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/993/06993550.pdf
[firstpage_image] =>[orig_patent_app_number] => 10121726
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/121726 | Fixed point multiplying apparatus and method using encoded multiplicand | Apr 14, 2002 | Issued |
Array
(
[id] => 789270
[patent_doc_number] => 06988116
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-01-17
[patent_title] => 'Method of designing polynomials for controlling the slewing of adaptive digital films'
[patent_app_type] => utility
[patent_app_number] => 10/122776
[patent_app_country] => US
[patent_app_date] => 2002-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 5676
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/988/06988116.pdf
[firstpage_image] =>[orig_patent_app_number] => 10122776
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/122776 | Method of designing polynomials for controlling the slewing of adaptive digital films | Apr 14, 2002 | Issued |
Array
(
[id] => 684349
[patent_doc_number] => 07085794
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-08-01
[patent_title] => 'Low power vector summation method and apparatus'
[patent_app_type] => utility
[patent_app_number] => 10/122997
[patent_app_country] => US
[patent_app_date] => 2002-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3353
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/085/07085794.pdf
[firstpage_image] =>[orig_patent_app_number] => 10122997
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/122997 | Low power vector summation method and apparatus | Apr 11, 2002 | Issued |
Array
(
[id] => 7678423
[patent_doc_number] => 20030195913
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-10-16
[patent_title] => 'Shared multiplication for constant and adaptive digital filters'
[patent_app_type] => new
[patent_app_number] => 10/118635
[patent_app_country] => US
[patent_app_date] => 2002-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10070
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0195/20030195913.pdf
[firstpage_image] =>[orig_patent_app_number] => 10118635
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/118635 | Shared multiplication for constant and adaptive digital filters | Apr 9, 2002 | Abandoned |
Array
(
[id] => 6654906
[patent_doc_number] => 20030105793
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-06-05
[patent_title] => 'Long instruction word controlling plural independent processor operations'
[patent_app_type] => new
[patent_app_number] => 10/119254
[patent_app_country] => US
[patent_app_date] => 2002-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 38
[patent_no_of_words] => 98157
[patent_no_of_claims] => 117
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0105/20030105793.pdf
[firstpage_image] =>[orig_patent_app_number] => 10119254
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/119254 | Long instruction word controlling plural independent processor operations | Apr 8, 2002 | Issued |
Array
(
[id] => 6793251
[patent_doc_number] => 20030088595
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-05-08
[patent_title] => 'Resonant protection kit for power supply'
[patent_app_type] => new
[patent_app_number] => 10/116081
[patent_app_country] => US
[patent_app_date] => 2002-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3631
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0088/20030088595.pdf
[firstpage_image] =>[orig_patent_app_number] => 10116081
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/116081 | Resonant protection kit for power supply | Apr 4, 2002 | Issued |
Array
(
[id] => 6050963
[patent_doc_number] => 20020169807
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-14
[patent_title] => 'Arithmetic unit for correcting detection output in which corrected operation output is sensitive to mechanical factors'
[patent_app_type] => new
[patent_app_number] => 10/108525
[patent_app_country] => US
[patent_app_date] => 2002-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5856
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0169/20020169807.pdf
[firstpage_image] =>[orig_patent_app_number] => 10108525
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/108525 | Arithmetic unit for correcting detection output in which corrected operation output is sensitive to mechanical factors | Mar 26, 2002 | Issued |
Array
(
[id] => 6675302
[patent_doc_number] => 20030060905
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-03-27
[patent_title] => 'Discretization processing method of transfer function in continuous time systems, system and program therefor, and compensator and feedback control system using the same'
[patent_app_type] => new
[patent_app_number] => 10/106557
[patent_app_country] => US
[patent_app_date] => 2002-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 9092
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0060/20030060905.pdf
[firstpage_image] =>[orig_patent_app_number] => 10106557
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/106557 | Discretization processing method of transfer function in continuous time systems, system and program therefor, and compensator and feedback control system using the same | Mar 25, 2002 | Issued |
Array
(
[id] => 771069
[patent_doc_number] => 07010563
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-03-07
[patent_title] => 'Multiplier with output current scaling'
[patent_app_type] => utility
[patent_app_number] => 10/106617
[patent_app_country] => US
[patent_app_date] => 2002-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3853
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/010/07010563.pdf
[firstpage_image] =>[orig_patent_app_number] => 10106617
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/106617 | Multiplier with output current scaling | Mar 25, 2002 | Issued |
Array
(
[id] => 6731713
[patent_doc_number] => 20030187903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-10-02
[patent_title] => 'Multiplier using MOS channel widths for code weighting'
[patent_app_type] => new
[patent_app_number] => 10/106736
[patent_app_country] => US
[patent_app_date] => 2002-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6459
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0187/20030187903.pdf
[firstpage_image] =>[orig_patent_app_number] => 10106736
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/106736 | Multiplier using MOS channel widths for code weighting | Mar 25, 2002 | Issued |
Array
(
[id] => 6779866
[patent_doc_number] => 20030050948
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-03-13
[patent_title] => 'Floating-point remainder computing unit, information processing apparatus and storage medium'
[patent_app_type] => new
[patent_app_number] => 10/103897
[patent_app_country] => US
[patent_app_date] => 2002-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7935
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0050/20030050948.pdf
[firstpage_image] =>[orig_patent_app_number] => 10103897
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/103897 | Floating-point remainder computing unit, information processing apparatus and storage medium | Mar 24, 2002 | Abandoned |
Array
(
[id] => 485114
[patent_doc_number] => 07225218
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-05-29
[patent_title] => 'Apparatus and methods for generating counts from base values'
[patent_app_type] => utility
[patent_app_number] => 10/106297
[patent_app_country] => US
[patent_app_date] => 2002-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 7311
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/225/07225218.pdf
[firstpage_image] =>[orig_patent_app_number] => 10106297
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/106297 | Apparatus and methods for generating counts from base values | Mar 24, 2002 | Issued |
Array
(
[id] => 6655684
[patent_doc_number] => 20030009503
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-09
[patent_title] => 'Multiplier cell and method of computing'
[patent_app_type] => new
[patent_app_number] => 10/105543
[patent_app_country] => US
[patent_app_date] => 2002-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 13125
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0009/20030009503.pdf
[firstpage_image] =>[orig_patent_app_number] => 10105543
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/105543 | Multiplier cell and method of computing | Mar 24, 2002 | Issued |
Array
(
[id] => 6810475
[patent_doc_number] => 20030200414
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-10-23
[patent_title] => 'Address generators for mapping arrays in bit reversed order'
[patent_app_type] => new
[patent_app_number] => 10/097407
[patent_app_country] => US
[patent_app_date] => 2002-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 11150
[patent_no_of_claims] => 114
[patent_no_of_ind_claims] => 49
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0200/20030200414.pdf
[firstpage_image] =>[orig_patent_app_number] => 10097407
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/097407 | Address generators for mapping arrays in bit reversed order | Mar 14, 2002 | Issued |
Array
(
[id] => 6798280
[patent_doc_number] => 20030177155
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-09-18
[patent_title] => 'Random number converter of distribution from uniform to gaussian-like'
[patent_app_type] => new
[patent_app_number] => 10/097957
[patent_app_country] => US
[patent_app_date] => 2002-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4140
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0177/20030177155.pdf
[firstpage_image] =>[orig_patent_app_number] => 10097957
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/097957 | Random number converter of distribution from uniform to gaussian-like | Mar 14, 2002 | Abandoned |
Array
(
[id] => 615519
[patent_doc_number] => 07149765
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-12-12
[patent_title] => 'Apparatus and method for precision binary numbers and numerical operations'
[patent_app_type] => utility
[patent_app_number] => 10/099905
[patent_app_country] => US
[patent_app_date] => 2002-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 6736
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/149/07149765.pdf
[firstpage_image] =>[orig_patent_app_number] => 10099905
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/099905 | Apparatus and method for precision binary numbers and numerical operations | Mar 11, 2002 | Issued |
Array
(
[id] => 6798283
[patent_doc_number] => 20030177158
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-09-18
[patent_title] => 'Method of performing NxM Discrete Cosine Transform'
[patent_app_type] => new
[patent_app_number] => 10/096987
[patent_app_country] => US
[patent_app_date] => 2002-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2851
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0177/20030177158.pdf
[firstpage_image] =>[orig_patent_app_number] => 10096987
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/096987 | Method of performing NxM Discrete Cosine Transform | Mar 11, 2002 | Issued |
Array
(
[id] => 6710029
[patent_doc_number] => 20030169778
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-09-11
[patent_title] => 'Method and apparatus for reducing latency in a digial signal processing device'
[patent_app_type] => new
[patent_app_number] => 10/095206
[patent_app_country] => US
[patent_app_date] => 2002-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5638
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0169/20030169778.pdf
[firstpage_image] =>[orig_patent_app_number] => 10095206
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/095206 | Method and apparatus for reducing latency in a digital signal processing device | Mar 10, 2002 | Issued |
Array
(
[id] => 965605
[patent_doc_number] => 06950844
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-09-27
[patent_title] => 'Method and apparatus for solving systems of linear inequalities'
[patent_app_type] => utility
[patent_app_number] => 10/095155
[patent_app_country] => US
[patent_app_date] => 2002-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 11387
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 251
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/950/06950844.pdf
[firstpage_image] =>[orig_patent_app_number] => 10095155
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/095155 | Method and apparatus for solving systems of linear inequalities | Mar 10, 2002 | Issued |