Tan V. Mai

Array ( [id] => 953130 [patent_doc_number] => 06961743 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-11-01 [patent_title] => 'Method and apparatus for solving an equality constrained global optimization problem' [patent_app_type] => utility [patent_app_number] => 10/042907 [patent_app_country] => US [patent_app_date] => 2002-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 7842 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 220 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/961/06961743.pdf [firstpage_image] =>[orig_patent_app_number] => 10042907 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6762808 [patent_doc_number] => 20030126170 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-03 [patent_title] => 'Adaptive filtering with tap leakage using error filtering' [patent_app_type] => new [patent_app_number] => 10/037656 [patent_app_country] => US [patent_app_date] => 2002-01-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3112 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0126/20030126170.pdf [firstpage_image] =>[orig_patent_app_number] => 10037656 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 716390 [patent_doc_number] => 07058678 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-06 [patent_title] => 'Fast forwarding ALU' [patent_app_type] => utility [patent_app_number] => 10/039017 [patent_app_country] => US [patent_app_date] => 2002-01-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5559 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/058/07058678.pdf [firstpage_image] =>[orig_patent_app_number] => 10039017 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 777665 [patent_doc_number] => 07003542 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-21 [patent_title] => 'Apparatus and method for inverting a 4×4 matrix' [patent_app_type] => utility [patent_app_number] => 10/038395 [patent_app_country] => US [patent_app_date] => 2002-01-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 27 [patent_no_of_words] => 10954 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/003/07003542.pdf [firstpage_image] =>[orig_patent_app_number] => 10038395 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1037039 [patent_doc_number] => 06877020 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-04-05 [patent_title] => 'Method and apparatus for matrix transposition' [patent_app_type] => utility [patent_app_number] => 10/038406 [patent_app_country] => US [patent_app_date] => 2001-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 101 [patent_figures_cnt] => 102 [patent_no_of_words] => 44991 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/877/06877020.pdf [firstpage_image] =>[orig_patent_app_number] => 10038406 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 773892 [patent_doc_number] => 07007057 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-28 [patent_title] => '0.75-power computing apparatus and method and program for use therewith' [patent_app_type] => utility [patent_app_number] => 10/029945 [patent_app_country] => US [patent_app_date] => 2001-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3083 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/007/07007057.pdf [firstpage_image] =>[orig_patent_app_number] => 10029945 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6334846 [patent_doc_number] => 20020198917 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-26 [patent_title] => 'Floating point adder with embedded status information' [patent_app_type] => new [patent_app_number] => 10/035595 [patent_app_country] => US [patent_app_date] => 2001-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 13810 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0198/20020198917.pdf [firstpage_image] =>[orig_patent_app_number] => 10035595 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 534949 [patent_doc_number] => 07191202 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-03-13 [patent_title] => 'Comparator unit for comparing values of floating point operands' [patent_app_type] => utility [patent_app_number] => 10/035586 [patent_app_country] => US [patent_app_date] => 2001-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 7676 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/191/07191202.pdf [firstpage_image] =>[orig_patent_app_number] => 10035586 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6458835 [patent_doc_number] => 20020178197 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-28 [patent_title] => 'System and method for generating an integer part of a logarithm of a floating point operand' [patent_app_type] => new [patent_app_number] => 10/035585 [patent_app_country] => US [patent_app_date] => 2001-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 9654 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0178/20020178197.pdf [firstpage_image] =>[orig_patent_app_number] => 10035585 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6458932 [patent_doc_number] => 20020178204 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-28 [patent_title] => 'Floating point status information accumulation circuit' [patent_app_type] => new [patent_app_number] => 10/035587 [patent_app_country] => US [patent_app_date] => 2001-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 10584 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0178/20020178204.pdf [firstpage_image] =>[orig_patent_app_number] => 10035587 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 877145 [patent_doc_number] => 07363337 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-22 [patent_title] => 'Floating point divider with embedded status information' [patent_app_type] => utility [patent_app_number] => 10/035647 [patent_app_country] => US [patent_app_date] => 2001-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 16114 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/363/07363337.pdf [firstpage_image] =>[orig_patent_app_number] => 10035647 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 894044 [patent_doc_number] => 07349939 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-03-25 [patent_title] => 'Processor, a circuit and a method for processing images in a parallel processor network' [patent_app_type] => utility [patent_app_number] => 10/451152 [patent_app_country] => US [patent_app_date] => 2001-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 7583 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/349/07349939.pdf [firstpage_image] =>[orig_patent_app_number] => 10451152 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6458882 [patent_doc_number] => 20020178200 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-28 [patent_title] => 'Circuit for selectively providing maximum or minimum of a pair of floating point operands' [patent_app_type] => new [patent_app_number] => 10/035746 [patent_app_country] => US [patent_app_date] => 2001-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 12080 [patent_no_of_claims] => 71 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0178/20020178200.pdf [firstpage_image] =>[orig_patent_app_number] => 10035746 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6762811 [patent_doc_number] => 20030126173 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-03 [patent_title] => 'Total order comparator unit for comparing values of two floating point operands' [patent_app_type] => new [patent_app_number] => 10/028375 [patent_app_country] => US [patent_app_date] => 2001-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 12372 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0126/20030126173.pdf [firstpage_image] =>[orig_patent_app_number] => 10028375 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 839651 [patent_doc_number] => 07395297 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-07-01 [patent_title] => 'Floating point system that represents status flag information within a floating point operand' [patent_app_type] => utility [patent_app_number] => 10/035747 [patent_app_country] => US [patent_app_date] => 2001-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 16427 [patent_no_of_claims] => 54 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/395/07395297.pdf [firstpage_image] =>[orig_patent_app_number] => 10035747 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 640949 [patent_doc_number] => 07127483 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-24 [patent_title] => 'Method and system of a microprocessor subtraction-division floating point divider' [patent_app_type] => utility [patent_app_number] => 10/036116 [patent_app_country] => US [patent_app_date] => 2001-12-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 6854 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 14 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/127/07127483.pdf [firstpage_image] =>[orig_patent_app_number] => 10036116 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6684832 [patent_doc_number] => 20030120696 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-06-26 [patent_title] => 'Irregular optical interconnections to compensate for non-uniformities in analog optical processors' [patent_app_type] => new [patent_app_number] => 10/028966 [patent_app_country] => US [patent_app_date] => 2001-12-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4245 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0120/20030120696.pdf [firstpage_image] =>[orig_patent_app_number] => 10028966 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1192148 [patent_doc_number] => 06735611 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-11 [patent_title] => 'Arithmetic processor' [patent_app_type] => B2 [patent_app_number] => 10/023934 [patent_app_country] => US [patent_app_date] => 2001-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 6238 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/735/06735611.pdf [firstpage_image] =>[orig_patent_app_number] => 10023934 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6788838 [patent_doc_number] => 20030140077 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-24 [patent_title] => 'Logic circuits for performing modular multiplication and exponentiation' [patent_app_type] => new [patent_app_number] => 10/027237 [patent_app_country] => US [patent_app_date] => 2001-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 13811 [patent_no_of_claims] => 106 [patent_no_of_ind_claims] => 18 [patent_words_short_claim] => 21 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0140/20030140077.pdf [firstpage_image] =>[orig_patent_app_number] => 10027237 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 959825 [patent_doc_number] => 06954774 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-10-11 [patent_title] => 'Bandpass filter with ability to tune a pass frequency, passband gain and filter Q' [patent_app_type] => utility [patent_app_number] => 10/027402 [patent_app_country] => US [patent_app_date] => 2001-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1203 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 42 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/954/06954774.pdf [firstpage_image] =>[orig_patent_app_number] => 10027402 [rel_patent_id] =>[rel_patent_doc_number] =>)