| Application number | Title of the application | Filing Date | Status |
|---|
| 11/251013 | Method and system for programming a peripheral flash memory via an ide bus | Oct 12, 2005 | Abandoned |
Array
(
[id] => 5916226
[patent_doc_number] => 20060129704
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-06-15
[patent_title] => 'Method and system for monitoring embedded disk controller components'
[patent_app_type] => utility
[patent_app_number] => 11/231295
[patent_app_country] => US
[patent_app_date] => 2005-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 50
[patent_figures_cnt] => 50
[patent_no_of_words] => 10387
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0129/20060129704.pdf
[firstpage_image] =>[orig_patent_app_number] => 11231295
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/231295 | Method and system for monitoring embedded disk controller components | Sep 19, 2005 | Abandoned |
Array
(
[id] => 366471
[patent_doc_number] => 07484018
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-01-27
[patent_title] => 'Universal serial bus hub with shared high speed handler implementing respective downstream transfer rates'
[patent_app_type] => utility
[patent_app_number] => 11/223570
[patent_app_country] => US
[patent_app_date] => 2005-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3417
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/484/07484018.pdf
[firstpage_image] =>[orig_patent_app_number] => 11223570
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/223570 | Universal serial bus hub with shared high speed handler implementing respective downstream transfer rates | Sep 8, 2005 | Issued |
Array
(
[id] => 5767985
[patent_doc_number] => 20050265108
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-01
[patent_title] => 'Memory controller which increases bus bandwidth, data transmission method using the same, and computer system having the same'
[patent_app_type] => utility
[patent_app_number] => 11/194857
[patent_app_country] => US
[patent_app_date] => 2005-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4328
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0265/20050265108.pdf
[firstpage_image] =>[orig_patent_app_number] => 11194857
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/194857 | Memory controller which increases bus bandwidth, data transmission method using the same, and computer system having the same | Jul 31, 2005 | Abandoned |
Array
(
[id] => 539153
[patent_doc_number] => 07188196
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-03-06
[patent_title] => 'Method and apparatus for playing analog audio to multiple codec outputs'
[patent_app_type] => utility
[patent_app_number] => 11/171004
[patent_app_country] => US
[patent_app_date] => 2005-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 2786
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/188/07188196.pdf
[firstpage_image] =>[orig_patent_app_number] => 11171004
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/171004 | Method and apparatus for playing analog audio to multiple codec outputs | Jun 28, 2005 | Issued |
Array
(
[id] => 305494
[patent_doc_number] => 07536488
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-05-19
[patent_title] => 'Buffer controller and management method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/167119
[patent_app_country] => US
[patent_app_date] => 2005-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4284
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/536/07536488.pdf
[firstpage_image] =>[orig_patent_app_number] => 11167119
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/167119 | Buffer controller and management method thereof | Jun 27, 2005 | Issued |
Array
(
[id] => 5143620
[patent_doc_number] => 20070005836
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-01-04
[patent_title] => 'Memory having swizzled signal lines'
[patent_app_type] => utility
[patent_app_number] => 11/148160
[patent_app_country] => US
[patent_app_date] => 2005-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3895
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0005/20070005836.pdf
[firstpage_image] =>[orig_patent_app_number] => 11148160
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/148160 | Memory having swizzled signal lines | Jun 6, 2005 | Abandoned |
Array
(
[id] => 518360
[patent_doc_number] => 07203809
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-04-10
[patent_title] => 'Data transfer control method, and peripheral circuit, data processor and processing system for the method'
[patent_app_type] => utility
[patent_app_number] => 11/144589
[patent_app_country] => US
[patent_app_date] => 2005-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 9847
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/203/07203809.pdf
[firstpage_image] =>[orig_patent_app_number] => 11144589
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/144589 | Data transfer control method, and peripheral circuit, data processor and processing system for the method | Jun 5, 2005 | Issued |
Array
(
[id] => 5891773
[patent_doc_number] => 20060277333
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-12-07
[patent_title] => 'Portable data storage device'
[patent_app_type] => utility
[patent_app_number] => 11/142691
[patent_app_country] => US
[patent_app_date] => 2005-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2420
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0277/20060277333.pdf
[firstpage_image] =>[orig_patent_app_number] => 11142691
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/142691 | Portable data storage device | May 31, 2005 | Abandoned |
Array
(
[id] => 321138
[patent_doc_number] => 07523230
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-04-21
[patent_title] => 'Device and method for maximizing performance on a memory interface with a variable number of channels'
[patent_app_type] => utility
[patent_app_number] => 11/137314
[patent_app_country] => US
[patent_app_date] => 2005-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 2692
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/523/07523230.pdf
[firstpage_image] =>[orig_patent_app_number] => 11137314
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/137314 | Device and method for maximizing performance on a memory interface with a variable number of channels | May 23, 2005 | Issued |
Array
(
[id] => 231304
[patent_doc_number] => 07603487
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-10-13
[patent_title] => 'Hardware configurable hub interface unit'
[patent_app_type] => utility
[patent_app_number] => 11/128680
[patent_app_country] => US
[patent_app_date] => 2005-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3123
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/603/07603487.pdf
[firstpage_image] =>[orig_patent_app_number] => 11128680
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/128680 | Hardware configurable hub interface unit | May 12, 2005 | Issued |
Array
(
[id] => 890201
[patent_doc_number] => 07353306
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-04-01
[patent_title] => 'Storage controller redundancy using bi-directional reflective memory channel'
[patent_app_type] => utility
[patent_app_number] => 11/119213
[patent_app_country] => US
[patent_app_date] => 2005-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8873
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/353/07353306.pdf
[firstpage_image] =>[orig_patent_app_number] => 11119213
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/119213 | Storage controller redundancy using bi-directional reflective memory channel | Apr 28, 2005 | Issued |
Array
(
[id] => 4956423
[patent_doc_number] => 20080189447
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-07
[patent_title] => 'Interactive System'
[patent_app_type] => utility
[patent_app_number] => 11/587231
[patent_app_country] => US
[patent_app_date] => 2005-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 7963
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0189/20080189447.pdf
[firstpage_image] =>[orig_patent_app_number] => 11587231
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/587231 | Interactive System | Apr 21, 2005 | Abandoned |
Array
(
[id] => 586570
[patent_doc_number] => 07467283
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-12-16
[patent_title] => 'System and method for addressing protocol translation in a storage environment'
[patent_app_type] => utility
[patent_app_number] => 11/103663
[patent_app_country] => US
[patent_app_date] => 2005-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2860
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 260
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/467/07467283.pdf
[firstpage_image] =>[orig_patent_app_number] => 11103663
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/103663 | System and method for addressing protocol translation in a storage environment | Apr 11, 2005 | Issued |
Array
(
[id] => 7140536
[patent_doc_number] => 20050182866
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-18
[patent_title] => 'System and method for hardware based reassembly of a fragmented packet'
[patent_app_type] => utility
[patent_app_number] => 11/103425
[patent_app_country] => US
[patent_app_date] => 2005-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3806
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0182/20050182866.pdf
[firstpage_image] =>[orig_patent_app_number] => 11103425
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/103425 | System and method for hardware based reassembly of a fragmented packet | Apr 11, 2005 | Issued |
Array
(
[id] => 7141056
[patent_doc_number] => 20050183095
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-18
[patent_title] => 'Information processing apparatus, method for controlling information processing apparatus, and strorage medium storing program for realizing the method'
[patent_app_type] => utility
[patent_app_number] => 11/100577
[patent_app_country] => US
[patent_app_date] => 2005-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 8221
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0183/20050183095.pdf
[firstpage_image] =>[orig_patent_app_number] => 11100577
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/100577 | Information processing apparatus, method for controlling information processing apparatus, and strorage medium storing program for realizing the method | Apr 6, 2005 | Abandoned |
Array
(
[id] => 7140555
[patent_doc_number] => 20050182874
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-18
[patent_title] => 'Disk array controller and system with automated detection and control of both ATA and SCSI disk drives'
[patent_app_type] => utility
[patent_app_number] => 11/076411
[patent_app_country] => US
[patent_app_date] => 2005-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3162
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0182/20050182874.pdf
[firstpage_image] =>[orig_patent_app_number] => 11076411
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/076411 | Disk array controller and system with automated detection and control of both ATA and SCSI disk drives | Mar 8, 2005 | Abandoned |
Array
(
[id] => 297805
[patent_doc_number] => 07543084
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-02
[patent_title] => 'Method for destroying virtual resources in a logically partitioned data processing system'
[patent_app_type] => utility
[patent_app_number] => 11/066096
[patent_app_country] => US
[patent_app_date] => 2005-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 16
[patent_no_of_words] => 11609
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 309
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/543/07543084.pdf
[firstpage_image] =>[orig_patent_app_number] => 11066096
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/066096 | Method for destroying virtual resources in a logically partitioned data processing system | Feb 24, 2005 | Issued |
Array
(
[id] => 4486098
[patent_doc_number] => 07870301
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-01-11
[patent_title] => 'System and method for modification of virtual adapter resources in a logically partitioned data processing system'
[patent_app_type] => utility
[patent_app_number] => 11/066201
[patent_app_country] => US
[patent_app_date] => 2005-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 12168
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 337
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/870/07870301.pdf
[firstpage_image] =>[orig_patent_app_number] => 11066201
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/066201 | System and method for modification of virtual adapter resources in a logically partitioned data processing system | Feb 24, 2005 | Issued |
Array
(
[id] => 5706800
[patent_doc_number] => 20060195848
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-08-31
[patent_title] => 'System and method of virtual resource modification on a physical adapter that supports virtual resources'
[patent_app_type] => utility
[patent_app_number] => 11/066518
[patent_app_country] => US
[patent_app_date] => 2005-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 13656
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0195/20060195848.pdf
[firstpage_image] =>[orig_patent_app_number] => 11066518
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/066518 | System and method of virtual resource modification on a physical adapter that supports virtual resources | Feb 24, 2005 | Abandoned |