
Tanh Q. Nguyen
Examiner (ID: 1959, Phone: (571)272-4154 , Office: P/2118 )
| Most Active Art Unit | 2182 |
| Art Unit(s) | 2182, 2187, 2782, 2116, 2118 |
| Total Applications | 709 |
| Issued Applications | 458 |
| Pending Applications | 29 |
| Abandoned Applications | 223 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7333125
[patent_doc_number] => 20040255058
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-16
[patent_title] => 'Integrated multimedia system'
[patent_app_type] => new
[patent_app_number] => 10/867868
[patent_app_country] => US
[patent_app_date] => 2004-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 29061
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0255/20040255058.pdf
[firstpage_image] =>[orig_patent_app_number] => 10867868
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/867868 | Integrated multimedia system | Jun 14, 2004 | Abandoned |
Array
(
[id] => 6973770
[patent_doc_number] => 20050038942
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-17
[patent_title] => 'Data converter with statistical domain output'
[patent_app_type] => utility
[patent_app_number] => 10/868180
[patent_app_country] => US
[patent_app_date] => 2004-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 19250
[patent_no_of_claims] => 48
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0038/20050038942.pdf
[firstpage_image] =>[orig_patent_app_number] => 10868180
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/868180 | Data converter with statistical domain output | Jun 14, 2004 | Issued |
Array
(
[id] => 7358433
[patent_doc_number] => 20040250008
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-09
[patent_title] => 'Apparatus and method for writing information to a desinated information storage medium with an allocated data storage device using a specified information recording format'
[patent_app_type] => new
[patent_app_number] => 10/867858
[patent_app_country] => US
[patent_app_date] => 2004-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 15902
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0250/20040250008.pdf
[firstpage_image] =>[orig_patent_app_number] => 10867858
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/867858 | Apparatus and method for writing information to a designated information storage medium with an allocated data storage device using a specified information recording | Jun 14, 2004 | Issued |
Array
(
[id] => 7084852
[patent_doc_number] => 20050050232
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-03
[patent_title] => 'Information processing apparatus, keyboard controller, and method of key input determination'
[patent_app_type] => utility
[patent_app_number] => 10/860008
[patent_app_country] => US
[patent_app_date] => 2004-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3121
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0050/20050050232.pdf
[firstpage_image] =>[orig_patent_app_number] => 10860008
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/860008 | Information processing apparatus, keyboard controller, and method of key input determination | Jun 3, 2004 | Abandoned |
Array
(
[id] => 7255018
[patent_doc_number] => 20050273525
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-08
[patent_title] => 'Dynamic I/O disabling systems and methods'
[patent_app_type] => utility
[patent_app_number] => 10/860780
[patent_app_country] => US
[patent_app_date] => 2004-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3132
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0273/20050273525.pdf
[firstpage_image] =>[orig_patent_app_number] => 10860780
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/860780 | Dynamic I/O disabling systems and methods | Jun 2, 2004 | Abandoned |
Array
(
[id] => 5773942
[patent_doc_number] => 20050268019
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-01
[patent_title] => '[INTERFACE AND SYSTEM FOR TRANSMITTING REAL-TIME DATA ]'
[patent_app_type] => utility
[patent_app_number] => 10/709823
[patent_app_country] => US
[patent_app_date] => 2004-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4126
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0268/20050268019.pdf
[firstpage_image] =>[orig_patent_app_number] => 10709823
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/709823 | [INTERFACE AND SYSTEM FOR TRANSMITTING REAL-TIME DATA ] | May 31, 2004 | Abandoned |
Array
(
[id] => 7472010
[patent_doc_number] => 20040199679
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-07
[patent_title] => 'Peripheral device for programmable controller'
[patent_app_type] => new
[patent_app_number] => 10/833328
[patent_app_country] => US
[patent_app_date] => 2004-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 8489
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0199/20040199679.pdf
[firstpage_image] =>[orig_patent_app_number] => 10833328
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/833328 | Peripheral device for programmable controller | Apr 27, 2004 | Issued |
Array
(
[id] => 7472040
[patent_doc_number] => 20040199684
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-07
[patent_title] => 'Method and system for an adaptive multimode media queue'
[patent_app_type] => new
[patent_app_number] => 10/827771
[patent_app_country] => US
[patent_app_date] => 2004-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6000
[patent_no_of_claims] => 48
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0199/20040199684.pdf
[firstpage_image] =>[orig_patent_app_number] => 10827771
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/827771 | Method and system for an adaptive multimode media queue | Apr 19, 2004 | Issued |
Array
(
[id] => 984576
[patent_doc_number] => 06928495
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-08-09
[patent_title] => 'Method and system for an adaptive multimode media queue'
[patent_app_type] => utility
[patent_app_number] => 10/828112
[patent_app_country] => US
[patent_app_date] => 2004-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5978
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/928/06928495.pdf
[firstpage_image] =>[orig_patent_app_number] => 10828112
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/828112 | Method and system for an adaptive multimode media queue | Apr 19, 2004 | Issued |
Array
(
[id] => 1033651
[patent_doc_number] => 06880022
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-04-12
[patent_title] => 'Transparent memory address remapping'
[patent_app_type] => utility
[patent_app_number] => 10/827475
[patent_app_country] => US
[patent_app_date] => 2004-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 8848
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/880/06880022.pdf
[firstpage_image] =>[orig_patent_app_number] => 10827475
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/827475 | Transparent memory address remapping | Apr 18, 2004 | Issued |
Array
(
[id] => 7337840
[patent_doc_number] => 20040190216
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-30
[patent_title] => 'Static dissipative housing for data cartridge carrying non-tape storage medium'
[patent_app_type] => new
[patent_app_number] => 10/822884
[patent_app_country] => US
[patent_app_date] => 2004-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4870
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0190/20040190216.pdf
[firstpage_image] =>[orig_patent_app_number] => 10822884
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/822884 | Static dissipative housing for data cartridge carrying non-tape storage medium | Apr 12, 2004 | Abandoned |
| 10/806086 | Method and system for programming a peripheral flash memory via an IDE bus | Mar 19, 2004 | Pending |
Array
(
[id] => 7417653
[patent_doc_number] => 20040177171
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-09
[patent_title] => 'Message processing scheme for realizing unified handling and management of messages using a portable message processing device'
[patent_app_type] => new
[patent_app_number] => 10/799677
[patent_app_country] => US
[patent_app_date] => 2004-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 10779
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0177/20040177171.pdf
[firstpage_image] =>[orig_patent_app_number] => 10799677
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/799677 | Message processing scheme for realizing unified handling and management of messages using a portable message processing device | Mar 14, 2004 | Issued |
Array
(
[id] => 7177734
[patent_doc_number] => 20050204080
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-15
[patent_title] => 'Method, system, and computer program product for dynamically selecting software buffers for aggregation according to current system characteristics'
[patent_app_type] => utility
[patent_app_number] => 10/798934
[patent_app_country] => US
[patent_app_date] => 2004-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5618
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0204/20050204080.pdf
[firstpage_image] =>[orig_patent_app_number] => 10798934
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/798934 | Method for dynamically selecting software buffers for aggregation according to current system characteristics | Mar 10, 2004 | Issued |
Array
(
[id] => 900009
[patent_doc_number] => 07343431
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-03-11
[patent_title] => 'Method, apparatus, and computer-readable medium for disabling BIOS-provided console redirection capabilities in the presence of an incompatible communications device'
[patent_app_type] => utility
[patent_app_number] => 10/795845
[patent_app_country] => US
[patent_app_date] => 2004-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4135
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/343/07343431.pdf
[firstpage_image] =>[orig_patent_app_number] => 10795845
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/795845 | Method, apparatus, and computer-readable medium for disabling BIOS-provided console redirection capabilities in the presence of an incompatible communications device | Mar 7, 2004 | Issued |
Array
(
[id] => 598194
[patent_doc_number] => 07447805
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-11-04
[patent_title] => 'Buffer chip and method for controlling one or more memory arrangements'
[patent_app_type] => utility
[patent_app_number] => 10/792408
[patent_app_country] => US
[patent_app_date] => 2004-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 5623
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/447/07447805.pdf
[firstpage_image] =>[orig_patent_app_number] => 10792408
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/792408 | Buffer chip and method for controlling one or more memory arrangements | Mar 2, 2004 | Issued |
Array
(
[id] => 146587
[patent_doc_number] => 07694046
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-04-06
[patent_title] => 'Remotely reprogrammable communications adapter for providing access to an electronic device'
[patent_app_type] => utility
[patent_app_number] => 10/784485
[patent_app_country] => US
[patent_app_date] => 2004-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 4207
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/694/07694046.pdf
[firstpage_image] =>[orig_patent_app_number] => 10784485
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/784485 | Remotely reprogrammable communications adapter for providing access to an electronic device | Feb 19, 2004 | Issued |
Array
(
[id] => 978636
[patent_doc_number] => 06934771
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-08-23
[patent_title] => 'Hardware I/O control block structure for mirrored and non-mirrored data transfers'
[patent_app_type] => utility
[patent_app_number] => 10/779417
[patent_app_country] => US
[patent_app_date] => 2004-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6255
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/934/06934771.pdf
[firstpage_image] =>[orig_patent_app_number] => 10779417
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/779417 | Hardware I/O control block structure for mirrored and non-mirrored data transfers | Feb 11, 2004 | Issued |
Array
(
[id] => 1052532
[patent_doc_number] => 06862631
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-03-01
[patent_title] => 'Hardware I/O control block array for mirrored data transfers'
[patent_app_type] => utility
[patent_app_number] => 10/779351
[patent_app_country] => US
[patent_app_date] => 2004-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6257
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/862/06862631.pdf
[firstpage_image] =>[orig_patent_app_number] => 10779351
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/779351 | Hardware I/O control block array for mirrored data transfers | Feb 11, 2004 | Issued |
Array
(
[id] => 1043121
[patent_doc_number] => 06871238
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-03-22
[patent_title] => 'Method for configuring a single hardware I/O control block architecture for use with both mirrored and non-mirrored data transfers'
[patent_app_type] => utility
[patent_app_number] => 10/779416
[patent_app_country] => US
[patent_app_date] => 2004-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6258
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/871/06871238.pdf
[firstpage_image] =>[orig_patent_app_number] => 10779416
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/779416 | Method for configuring a single hardware I/O control block architecture for use with both mirrored and non-mirrored data transfers | Feb 11, 2004 | Issued |