| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 4238612
[patent_doc_number] => 06088743
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-07-11
[patent_title] => 'Processor receiving response request corresponding to access clock signal with buffer for external transfer synchronous to response request and internal transfer synchronous to operational clock'
[patent_app_type] => 1
[patent_app_number] => 9/400997
[patent_app_country] => US
[patent_app_date] => 1999-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 9556
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/088/06088743.pdf
[firstpage_image] =>[orig_patent_app_number] => 400997
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/400997 | Processor receiving response request corresponding to access clock signal with buffer for external transfer synchronous to response request and internal transfer synchronous to operational clock | Sep 20, 1999 | Issued |
Array
(
[id] => 1296944
[patent_doc_number] => 06633932
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-10-14
[patent_title] => 'Method and apparatus for using a universal serial bus to provide power to a portable electronic device'
[patent_app_type] => B1
[patent_app_number] => 09/395127
[patent_app_country] => US
[patent_app_date] => 1999-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 22
[patent_no_of_words] => 4748
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/633/06633932.pdf
[firstpage_image] =>[orig_patent_app_number] => 09395127
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/395127 | Method and apparatus for using a universal serial bus to provide power to a portable electronic device | Sep 13, 1999 | Issued |
Array
(
[id] => 7633120
[patent_doc_number] => 06658500
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-12-02
[patent_title] => 'Microchip card for accessing a remote application, associated communication system and terminal and method of accessing the remote application by mean of the microchip card'
[patent_app_type] => B1
[patent_app_number] => 09/395173
[patent_app_country] => US
[patent_app_date] => 1999-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2111
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/658/06658500.pdf
[firstpage_image] =>[orig_patent_app_number] => 09395173
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/395173 | Microchip card for accessing a remote application, associated communication system and terminal and method of accessing the remote application by mean of the microchip card | Sep 13, 1999 | Issued |
Array
(
[id] => 1549499
[patent_doc_number] => 06374315
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-04-16
[patent_title] => 'Interface with connection unit for loading host computer with external storage device format control information in response to connection of host computer to connection unit'
[patent_app_type] => B1
[patent_app_number] => 09/393754
[patent_app_country] => US
[patent_app_date] => 1999-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 48
[patent_no_of_words] => 22500
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/374/06374315.pdf
[firstpage_image] =>[orig_patent_app_number] => 09393754
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/393754 | Interface with connection unit for loading host computer with external storage device format control information in response to connection of host computer to connection unit | Sep 9, 1999 | Issued |
Array
(
[id] => 4379394
[patent_doc_number] => 06192437
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-02-20
[patent_title] => 'Transmission apparatus with control circuit/relay within each card providing connection to related card output depending on related slot ID/ redundancy/non-redundancy, working/protection signals'
[patent_app_type] => 1
[patent_app_number] => 9/375298
[patent_app_country] => US
[patent_app_date] => 1999-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7517
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/192/06192437.pdf
[firstpage_image] =>[orig_patent_app_number] => 375298
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/375298 | Transmission apparatus with control circuit/relay within each card providing connection to related card output depending on related slot ID/ redundancy/non-redundancy, working/protection signals | Aug 15, 1999 | Issued |
| 09/370566 | COMMUNICATING THE STATUS OF A PERIPHERAL DEVICE CONTROLLER TO A HOST PROCESSOR | Aug 8, 1999 | Abandoned |
Array
(
[id] => 4238698
[patent_doc_number] => 06088749
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-07-11
[patent_title] => 'Universal API with generic call processing message having user-defined PPL event ID and generic response message for communications between telecommunications switch and host application'
[patent_app_type] => 1
[patent_app_number] => 9/348965
[patent_app_country] => US
[patent_app_date] => 1999-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 13202
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 355
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/088/06088749.pdf
[firstpage_image] =>[orig_patent_app_number] => 348965
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/348965 | Universal API with generic call processing message having user-defined PPL event ID and generic response message for communications between telecommunications switch and host application | Jul 6, 1999 | Issued |
Array
(
[id] => 1552683
[patent_doc_number] => 06446139
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-09-03
[patent_title] => 'Multiple chip single image BIOS'
[patent_app_type] => B1
[patent_app_number] => 09/340539
[patent_app_country] => US
[patent_app_date] => 1999-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 4505
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/446/06446139.pdf
[firstpage_image] =>[orig_patent_app_number] => 09340539
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/340539 | Multiple chip single image BIOS | Jun 27, 1999 | Issued |
Array
(
[id] => 6656094
[patent_doc_number] => 20030009607
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-09
[patent_title] => 'METHOD AND SYSTEM FOR PROGRAMMING A PERIPHERAL FLASH MEMORY VIA AN IDE BUS'
[patent_app_type] => new
[patent_app_number] => 09/330230
[patent_app_country] => US
[patent_app_date] => 1999-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3843
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0009/20030009607.pdf
[firstpage_image] =>[orig_patent_app_number] => 09330230
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/330230 | Method and system for programming a peripheral flash memory via an IDE bus | Jun 9, 1999 | Issued |
Array
(
[id] => 6722342
[patent_doc_number] => 20030056032
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-03-20
[patent_title] => 'METHOD AND APPARATUS FOR AUTOMATICALLY TRANSFERRING I/O BLOCKS BETWEEN A HOST SYSTEM AND A HOST ADAPTER'
[patent_app_type] => new
[patent_app_number] => 09/328738
[patent_app_country] => US
[patent_app_date] => 1999-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5670
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0056/20030056032.pdf
[firstpage_image] =>[orig_patent_app_number] => 09328738
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/328738 | Method and apparatus for automatically transferring I/O blocks between a host system and a host adapter | Jun 8, 1999 | Issued |
Array
(
[id] => 1481680
[patent_doc_number] => 06345331
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-02-05
[patent_title] => 'Device adapter being reintegrated with plurality of device adapters of network, or reestablishing permissions and resubmitting I/O requests depending on determined device state after failure'
[patent_app_type] => B1
[patent_app_number] => 09/295736
[patent_app_country] => US
[patent_app_date] => 1999-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3175
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/345/06345331.pdf
[firstpage_image] =>[orig_patent_app_number] => 09295736
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/295736 | Device adapter being reintegrated with plurality of device adapters of network, or reestablishing permissions and resubmitting I/O requests depending on determined device state after failure | Apr 19, 1999 | Issued |
Array
(
[id] => 1595793
[patent_doc_number] => 06484217
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-11-19
[patent_title] => 'Managing shared devices in a data processing system'
[patent_app_type] => B1
[patent_app_number] => 09/295739
[patent_app_country] => US
[patent_app_date] => 1999-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4630
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/484/06484217.pdf
[firstpage_image] =>[orig_patent_app_number] => 09295739
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/295739 | Managing shared devices in a data processing system | Apr 19, 1999 | Issued |
Array
(
[id] => 1418467
[patent_doc_number] => 06546441
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-04-08
[patent_title] => 'Point-of-sale system'
[patent_app_type] => B1
[patent_app_number] => 09/295619
[patent_app_country] => US
[patent_app_date] => 1999-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6627
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 283
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/546/06546441.pdf
[firstpage_image] =>[orig_patent_app_number] => 09295619
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/295619 | Point-of-sale system | Apr 19, 1999 | Issued |
Array
(
[id] => 1328973
[patent_doc_number] => 06606671
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-08-12
[patent_title] => 'Method for analyzing input/output operations of a data processing system'
[patent_app_type] => B1
[patent_app_number] => 09/294978
[patent_app_country] => US
[patent_app_date] => 1999-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 2904
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/606/06606671.pdf
[firstpage_image] =>[orig_patent_app_number] => 09294978
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/294978 | Method for analyzing input/output operations of a data processing system | Apr 18, 1999 | Issued |
Array
(
[id] => 1481242
[patent_doc_number] => 06389548
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-14
[patent_title] => 'Pulse run-length measurement for HF data signal by dividing accumulated phase difference between first and second zero-crossings by single-cycle range using multiple cycle range sawtooth waveform'
[patent_app_type] => B1
[patent_app_number] => 09/289620
[patent_app_country] => US
[patent_app_date] => 1999-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6290
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/389/06389548.pdf
[firstpage_image] =>[orig_patent_app_number] => 09289620
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/289620 | Pulse run-length measurement for HF data signal by dividing accumulated phase difference between first and second zero-crossings by single-cycle range using multiple cycle range sawtooth waveform | Apr 11, 1999 | Issued |
Array
(
[id] => 1601910
[patent_doc_number] => 06385668
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-07
[patent_title] => 'Method and apparatus for compound hardware configuration control'
[patent_app_type] => B1
[patent_app_number] => 09/288763
[patent_app_country] => US
[patent_app_date] => 1999-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 6156
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/385/06385668.pdf
[firstpage_image] =>[orig_patent_app_number] => 09288763
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/288763 | Method and apparatus for compound hardware configuration control | Apr 7, 1999 | Issued |
Array
(
[id] => 1601918
[patent_doc_number] => 06385671
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-07
[patent_title] => 'Method/apparatus for flushing DMA transmit packet in FIFO when self-ID code generated by counter after bus reset is different than FIFO message self-ID field'
[patent_app_type] => B1
[patent_app_number] => 09/280781
[patent_app_country] => US
[patent_app_date] => 1999-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6543
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/385/06385671.pdf
[firstpage_image] =>[orig_patent_app_number] => 09280781
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/280781 | Method/apparatus for flushing DMA transmit packet in FIFO when self-ID code generated by counter after bus reset is different than FIFO message self-ID field | Mar 28, 1999 | Issued |
Array
(
[id] => 6265294
[patent_doc_number] => 20020188793
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-12
[patent_title] => 'METHOD AND APPARATUS FOR PROCESSING SERIAL DATA USING A SINGLE RECEIVE FIFO'
[patent_app_type] => new
[patent_app_number] => 09/280908
[patent_app_country] => US
[patent_app_date] => 1999-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6554
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0188/20020188793.pdf
[firstpage_image] =>[orig_patent_app_number] => 09280908
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/280908 | Method and apparatus for processing serial data using a single receive fifo | Mar 28, 1999 | Issued |
Array
(
[id] => 7630034
[patent_doc_number] => 06636905
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-10-21
[patent_title] => 'Method for analyzing input/output performance of a data processing system'
[patent_app_type] => B1
[patent_app_number] => 09/277313
[patent_app_country] => US
[patent_app_date] => 1999-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3170
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 14
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/636/06636905.pdf
[firstpage_image] =>[orig_patent_app_number] => 09277313
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/277313 | Method for analyzing input/output performance of a data processing system | Mar 25, 1999 | Issued |
Array
(
[id] => 4109757
[patent_doc_number] => 06134618
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-10-17
[patent_title] => 'Telecommunication switch having a universal API with a single call processing message including user-definable data and response message each having a generic format'
[patent_app_type] => 1
[patent_app_number] => 9/277469
[patent_app_country] => US
[patent_app_date] => 1999-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 12697
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 252
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/134/06134618.pdf
[firstpage_image] =>[orig_patent_app_number] => 277469
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/277469 | Telecommunication switch having a universal API with a single call processing message including user-definable data and response message each having a generic format | Mar 25, 1999 | Issued |