
Tanya Theresa Ngo Motsinger
Examiner (ID: 10491, Phone: (571)270-7488 , Office: P/2637 )
| Most Active Art Unit | 2637 |
| Art Unit(s) | 2635, 2613, 2637 |
| Total Applications | 469 |
| Issued Applications | 358 |
| Pending Applications | 25 |
| Abandoned Applications | 99 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 274210
[patent_doc_number] => 07560374
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-07-14
[patent_title] => 'Mold for forming conductive bump, method of fabricating the mold, and method of forming bump on wafer using the mold'
[patent_app_type] => utility
[patent_app_number] => 11/763258
[patent_app_country] => US
[patent_app_date] => 2007-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 5391
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/560/07560374.pdf
[firstpage_image] =>[orig_patent_app_number] => 11763258
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/763258 | Mold for forming conductive bump, method of fabricating the mold, and method of forming bump on wafer using the mold | Jun 13, 2007 | Issued |
Array
(
[id] => 4826009
[patent_doc_number] => 20080124915
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-29
[patent_title] => 'Method for manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/808884
[patent_app_country] => US
[patent_app_date] => 2007-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6069
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0124/20080124915.pdf
[firstpage_image] =>[orig_patent_app_number] => 11808884
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/808884 | Method for manufacturing semiconductor device | Jun 12, 2007 | Abandoned |
Array
(
[id] => 4936362
[patent_doc_number] => 20080073676
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-27
[patent_title] => 'Method for fabricating semiconductor device and semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/808448
[patent_app_country] => US
[patent_app_date] => 2007-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 10040
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0073/20080073676.pdf
[firstpage_image] =>[orig_patent_app_number] => 11808448
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/808448 | Method for fabricating semiconductor device and semiconductor device | Jun 10, 2007 | Issued |
Array
(
[id] => 7540892
[patent_doc_number] => 08058736
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-11-15
[patent_title] => 'Semiconductor device having heat spreader with center opening'
[patent_app_type] => utility
[patent_app_number] => 11/808309
[patent_app_country] => US
[patent_app_date] => 2007-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 21
[patent_no_of_words] => 4968
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/058/08058736.pdf
[firstpage_image] =>[orig_patent_app_number] => 11808309
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/808309 | Semiconductor device having heat spreader with center opening | Jun 7, 2007 | Issued |
Array
(
[id] => 4947025
[patent_doc_number] => 20080303151
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-11
[patent_title] => 'Method of Packaging a Microchip'
[patent_app_type] => utility
[patent_app_number] => 11/760429
[patent_app_country] => US
[patent_app_date] => 2007-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3065
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0303/20080303151.pdf
[firstpage_image] =>[orig_patent_app_number] => 11760429
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/760429 | Method of packaging a microchip having a footprint that is larger than that of the integrated circuit | Jun 7, 2007 | Issued |
Array
(
[id] => 4948185
[patent_doc_number] => 20080304311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-11
[patent_title] => 'INTEGRATED CIRCUIT INCLUDING LOGIC PORTION AND MEMORY PORTION'
[patent_app_type] => utility
[patent_app_number] => 11/759528
[patent_app_country] => US
[patent_app_date] => 2007-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 8808
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0304/20080304311.pdf
[firstpage_image] =>[orig_patent_app_number] => 11759528
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/759528 | Integrated circuit including logic portion and memory portion | Jun 6, 2007 | Issued |
Array
(
[id] => 5163035
[patent_doc_number] => 20070284616
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-13
[patent_title] => 'Light emitting transistor'
[patent_app_type] => utility
[patent_app_number] => 11/808158
[patent_app_country] => US
[patent_app_date] => 2007-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2045
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0284/20070284616.pdf
[firstpage_image] =>[orig_patent_app_number] => 11808158
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/808158 | Light emitting transistor | Jun 6, 2007 | Abandoned |
Array
(
[id] => 178322
[patent_doc_number] => 07656031
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-02-02
[patent_title] => 'Stackable semiconductor package having metal pin within through hole of package'
[patent_app_type] => utility
[patent_app_number] => 11/808129
[patent_app_country] => US
[patent_app_date] => 2007-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5235
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 281
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/656/07656031.pdf
[firstpage_image] =>[orig_patent_app_number] => 11808129
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/808129 | Stackable semiconductor package having metal pin within through hole of package | Jun 5, 2007 | Issued |
Array
(
[id] => 42570
[patent_doc_number] => 07781275
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-08-24
[patent_title] => 'Method of manufacturing a flash memory device'
[patent_app_type] => utility
[patent_app_number] => 11/758509
[patent_app_country] => US
[patent_app_date] => 2007-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 2955
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/781/07781275.pdf
[firstpage_image] =>[orig_patent_app_number] => 11758509
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/758509 | Method of manufacturing a flash memory device | Jun 4, 2007 | Issued |
Array
(
[id] => 4941765
[patent_doc_number] => 20080079088
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-04-03
[patent_title] => 'Semiconductor device and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/806878
[patent_app_country] => US
[patent_app_date] => 2007-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7822
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0079/20080079088.pdf
[firstpage_image] =>[orig_patent_app_number] => 11806878
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/806878 | Semiconductor device and method for manufacturing the same | Jun 4, 2007 | Abandoned |
Array
(
[id] => 5163086
[patent_doc_number] => 20070284667
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-13
[patent_title] => 'Electrostatic discharge protection method and device for semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/806779
[patent_app_country] => US
[patent_app_date] => 2007-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 8179
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0284/20070284667.pdf
[firstpage_image] =>[orig_patent_app_number] => 11806779
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/806779 | Electrostatic discharge protection method and device for semiconductor device including an electrostatic discharge protection element providing a discharge path of a surge current | Jun 3, 2007 | Issued |
Array
(
[id] => 7519293
[patent_doc_number] => 07973396
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-07-05
[patent_title] => 'Electronic price tag device, pop device, management system for electronic price tag device, and method and program for controlling management system for electronic price tag device'
[patent_app_type] => utility
[patent_app_number] => 12/439160
[patent_app_country] => US
[patent_app_date] => 2007-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8287
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/973/07973396.pdf
[firstpage_image] =>[orig_patent_app_number] => 12439160
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/439160 | Electronic price tag device, pop device, management system for electronic price tag device, and method and program for controlling management system for electronic price tag device | Jun 3, 2007 | Issued |
Array
(
[id] => 141909
[patent_doc_number] => 07691693
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-04-06
[patent_title] => 'Method for suppressing layout sensitivity of threshold voltage in a transistor array'
[patent_app_type] => utility
[patent_app_number] => 11/757294
[patent_app_country] => US
[patent_app_date] => 2007-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2626
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/691/07691693.pdf
[firstpage_image] =>[orig_patent_app_number] => 11757294
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/757294 | Method for suppressing layout sensitivity of threshold voltage in a transistor array | May 31, 2007 | Issued |
Array
(
[id] => 4919347
[patent_doc_number] => 20080067659
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-20
[patent_title] => 'Stacked semiconductor package, method of fabrication, and method of wire-bond monitoring'
[patent_app_type] => utility
[patent_app_number] => 11/806589
[patent_app_country] => US
[patent_app_date] => 2007-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4603
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0067/20080067659.pdf
[firstpage_image] =>[orig_patent_app_number] => 11806589
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/806589 | Stack semiconductor package including an interposer chip having an imposed diode or capacitor | May 31, 2007 | Issued |
Array
(
[id] => 5060427
[patent_doc_number] => 20070222064
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-27
[patent_title] => 'THERMAL PASTE CONTAINMENT FOR SEMICONDUCTOR MODULES'
[patent_app_type] => utility
[patent_app_number] => 11/755019
[patent_app_country] => US
[patent_app_date] => 2007-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7327
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0222/20070222064.pdf
[firstpage_image] =>[orig_patent_app_number] => 11755019
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/755019 | Thermal paste containment for semiconductor modules | May 29, 2007 | Issued |
Array
(
[id] => 4435379
[patent_doc_number] => 07898066
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-03-01
[patent_title] => 'Semiconductor device having EMI shielding and method therefor'
[patent_app_type] => utility
[patent_app_number] => 11/754209
[patent_app_country] => US
[patent_app_date] => 2007-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 4750
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/898/07898066.pdf
[firstpage_image] =>[orig_patent_app_number] => 11754209
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/754209 | Semiconductor device having EMI shielding and method therefor | May 24, 2007 | Issued |
Array
(
[id] => 5082913
[patent_doc_number] => 20070272964
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-29
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/805098
[patent_app_country] => US
[patent_app_date] => 2007-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6510
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0272/20070272964.pdf
[firstpage_image] =>[orig_patent_app_number] => 11805098
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/805098 | Longitudinal bipolar transistor with base region in trenches having emitter and collector regions disposed along portions of side surfaces of the base | May 20, 2007 | Issued |
Array
(
[id] => 366499
[patent_doc_number] => 07479399
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-01-20
[patent_title] => 'System and method for providing automated sample preparation for plan view transmission electron microscopy'
[patent_app_type] => utility
[patent_app_number] => 11/804896
[patent_app_country] => US
[patent_app_date] => 2007-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 24
[patent_no_of_words] => 6039
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/479/07479399.pdf
[firstpage_image] =>[orig_patent_app_number] => 11804896
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/804896 | System and method for providing automated sample preparation for plan view transmission electron microscopy | May 20, 2007 | Issued |
Array
(
[id] => 7797452
[patent_doc_number] => 08126163
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-02-28
[patent_title] => 'Volume and tone control in direct digital speakers'
[patent_app_type] => utility
[patent_app_number] => 12/301954
[patent_app_country] => US
[patent_app_date] => 2007-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 44
[patent_figures_cnt] => 60
[patent_no_of_words] => 33825
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/126/08126163.pdf
[firstpage_image] =>[orig_patent_app_number] => 12301954
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/301954 | Volume and tone control in direct digital speakers | May 20, 2007 | Issued |
Array
(
[id] => 7763637
[patent_doc_number] => 08115305
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-02-14
[patent_title] => 'Integrated circuit package system with thin profile'
[patent_app_type] => utility
[patent_app_number] => 11/750218
[patent_app_country] => US
[patent_app_date] => 2007-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 28
[patent_no_of_words] => 7660
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/115/08115305.pdf
[firstpage_image] =>[orig_patent_app_number] => 11750218
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/750218 | Integrated circuit package system with thin profile | May 16, 2007 | Issued |