
Tanya Theresa Ngo Motsinger
Examiner (ID: 10491, Phone: (571)270-7488 , Office: P/2637 )
| Most Active Art Unit | 2637 |
| Art Unit(s) | 2635, 2613, 2637 |
| Total Applications | 469 |
| Issued Applications | 358 |
| Pending Applications | 25 |
| Abandoned Applications | 99 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7252741
[patent_doc_number] => 20040259273
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-23
[patent_title] => 'Composite intermetal dielectric structure including low-k dielectric material'
[patent_app_type] => new
[patent_app_number] => 10/894259
[patent_app_country] => US
[patent_app_date] => 2004-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5104
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0259/20040259273.pdf
[firstpage_image] =>[orig_patent_app_number] => 10894259
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/894259 | Composite intermetal dielectric structure including low-k dielectric material | Jul 18, 2004 | Issued |
Array
(
[id] => 907072
[patent_doc_number] => 07332401
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-02-19
[patent_title] => 'Method of fabricating an electrode structure for use in an integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 10/874226
[patent_app_country] => US
[patent_app_date] => 2004-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 19
[patent_no_of_words] => 5681
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 20
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/332/07332401.pdf
[firstpage_image] =>[orig_patent_app_number] => 10874226
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/874226 | Method of fabricating an electrode structure for use in an integrated circuit | Jun 23, 2004 | Issued |
Array
(
[id] => 7423498
[patent_doc_number] => 20040229423
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-18
[patent_title] => 'Electrode structure for use in an integrated circuit'
[patent_app_type] => new
[patent_app_number] => 10/873231
[patent_app_country] => US
[patent_app_date] => 2004-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5687
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 29
[patent_words_short_claim] => 3
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0229/20040229423.pdf
[firstpage_image] =>[orig_patent_app_number] => 10873231
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/873231 | Electrode structure for use in an integrated circuit | Jun 22, 2004 | Issued |
Array
(
[id] => 7250355
[patent_doc_number] => 20040238958
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-02
[patent_title] => 'Electrode structure for use in an integrated circuit'
[patent_app_type] => new
[patent_app_number] => 10/873230
[patent_app_country] => US
[patent_app_date] => 2004-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5691
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 13
[patent_words_short_claim] => 3
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0238/20040238958.pdf
[firstpage_image] =>[orig_patent_app_number] => 10873230
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/873230 | Method of forming electrode structure for use in an integrated circuit | Jun 22, 2004 | Issued |
Array
(
[id] => 7089188
[patent_doc_number] => 20050009301
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-13
[patent_title] => 'Semiconductor wafer dividing method utilizing laser beam'
[patent_app_type] => utility
[patent_app_number] => 10/870053
[patent_app_country] => US
[patent_app_date] => 2004-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4234
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0009/20050009301.pdf
[firstpage_image] =>[orig_patent_app_number] => 10870053
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/870053 | Semiconductor wafer dividing method utilizing laser beam | Jun 17, 2004 | Issued |
Array
(
[id] => 779569
[patent_doc_number] => 06995437
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-02-07
[patent_title] => 'Semiconductor device with core and periphery regions'
[patent_app_type] => utility
[patent_app_number] => 10/869774
[patent_app_country] => US
[patent_app_date] => 2004-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 9206
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/995/06995437.pdf
[firstpage_image] =>[orig_patent_app_number] => 10869774
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/869774 | Semiconductor device with core and periphery regions | Jun 15, 2004 | Issued |
Array
(
[id] => 690426
[patent_doc_number] => 07074662
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-07-11
[patent_title] => 'Methods for fabricating fin field effect transistors using a protective layer to reduce etching damage'
[patent_app_type] => utility
[patent_app_number] => 10/869764
[patent_app_country] => US
[patent_app_date] => 2004-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 47
[patent_no_of_words] => 4784
[patent_no_of_claims] => 43
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/074/07074662.pdf
[firstpage_image] =>[orig_patent_app_number] => 10869764
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/869764 | Methods for fabricating fin field effect transistors using a protective layer to reduce etching damage | Jun 15, 2004 | Issued |
Array
(
[id] => 624003
[patent_doc_number] => 07138713
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-11-21
[patent_title] => 'Chip-type solid electrolytic capacitor and method of producing the same'
[patent_app_type] => utility
[patent_app_number] => 10/866154
[patent_app_country] => US
[patent_app_date] => 2004-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 17
[patent_no_of_words] => 3967
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/138/07138713.pdf
[firstpage_image] =>[orig_patent_app_number] => 10866154
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/866154 | Chip-type solid electrolytic capacitor and method of producing the same | Jun 9, 2004 | Issued |
Array
(
[id] => 7296567
[patent_doc_number] => 20040214428
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-28
[patent_title] => 'Method of forming conductive layers in the trenches or through holes made in an insulating film on a semiconductor substrate'
[patent_app_type] => new
[patent_app_number] => 10/846571
[patent_app_country] => US
[patent_app_date] => 2004-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 39
[patent_no_of_words] => 15268
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0214/20040214428.pdf
[firstpage_image] =>[orig_patent_app_number] => 10846571
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/846571 | Method of forming conductive layers in the trenches or through holes made in an insulating film on a semiconductor substrate | May 16, 2004 | Abandoned |
Array
(
[id] => 1021545
[patent_doc_number] => 06887785
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-05-03
[patent_title] => 'Etching openings of different depths using a single mask layer method and structure'
[patent_app_type] => utility
[patent_app_number] => 10/709564
[patent_app_country] => US
[patent_app_date] => 2004-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 2960
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/887/06887785.pdf
[firstpage_image] =>[orig_patent_app_number] => 10709564
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/709564 | Etching openings of different depths using a single mask layer method and structure | May 12, 2004 | Issued |
Array
(
[id] => 5049088
[patent_doc_number] => 20070029632
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-02-08
[patent_title] => 'Radiation sensor, waver, sensor module, and method for the production a radiation sensor'
[patent_app_type] => utility
[patent_app_number] => 10/555713
[patent_app_country] => US
[patent_app_date] => 2004-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6869
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0029/20070029632.pdf
[firstpage_image] =>[orig_patent_app_number] => 10555713
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/555713 | Radiation sensor, waver, sensor module, and method for the production a radiation sensor | May 5, 2004 | Abandoned |
Array
(
[id] => 7411650
[patent_doc_number] => 20040207026
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-21
[patent_title] => 'Integrated circuit devices with high and voltage components and processes for manufacturing these devices'
[patent_app_type] => new
[patent_app_number] => 10/835695
[patent_app_country] => US
[patent_app_date] => 2004-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6179
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 3
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0207/20040207026.pdf
[firstpage_image] =>[orig_patent_app_number] => 10835695
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/835695 | Integrated circuit devices with high and voltage components and processes for manufacturing these devices | Apr 28, 2004 | Abandoned |
Array
(
[id] => 7264185
[patent_doc_number] => 20040242018
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-02
[patent_title] => 'Etching process'
[patent_app_type] => new
[patent_app_number] => 10/831013
[patent_app_country] => US
[patent_app_date] => 2004-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2313
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0242/20040242018.pdf
[firstpage_image] =>[orig_patent_app_number] => 10831013
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/831013 | Etching method using an at least semi-solid media | Apr 21, 2004 | Issued |
Array
(
[id] => 7234945
[patent_doc_number] => 20040157358
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-12
[patent_title] => 'Group III nitride semiconductor film and its production method'
[patent_app_type] => new
[patent_app_number] => 10/484574
[patent_app_country] => US
[patent_app_date] => 2004-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7825
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 32
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0157/20040157358.pdf
[firstpage_image] =>[orig_patent_app_number] => 10484574
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/484574 | Group III nitride semiconductor film and its production method | Mar 31, 2004 | Abandoned |
Array
(
[id] => 766185
[patent_doc_number] => 07008810
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-03-07
[patent_title] => 'Method for fabricating at least one mesa or ridge structure or at least one electrically pumped region in a layer or layer sequence'
[patent_app_type] => utility
[patent_app_number] => 10/804514
[patent_app_country] => US
[patent_app_date] => 2004-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 18
[patent_no_of_words] => 4030
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/008/07008810.pdf
[firstpage_image] =>[orig_patent_app_number] => 10804514
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/804514 | Method for fabricating at least one mesa or ridge structure or at least one electrically pumped region in a layer or layer sequence | Mar 18, 2004 | Issued |
Array
(
[id] => 7375640
[patent_doc_number] => 20040219724
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-04
[patent_title] => 'Methods of fabricating MOS field effect transistors with pocket regions'
[patent_app_type] => new
[patent_app_number] => 10/780245
[patent_app_country] => US
[patent_app_date] => 2004-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3500
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0219/20040219724.pdf
[firstpage_image] =>[orig_patent_app_number] => 10780245
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/780245 | Methods of fabricating MOS field effect transistors with pocket regions using implant blocking patterns | Feb 16, 2004 | Issued |
Array
(
[id] => 7318946
[patent_doc_number] => 20040135265
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-15
[patent_title] => 'Contacting microchips by means of pressure'
[patent_app_type] => new
[patent_app_number] => 10/468054
[patent_app_country] => US
[patent_app_date] => 2004-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2501
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 20
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0135/20040135265.pdf
[firstpage_image] =>[orig_patent_app_number] => 10468054
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/468054 | Contacting microchips by means of pressure | Feb 9, 2004 | Abandoned |
Array
(
[id] => 7442202
[patent_doc_number] => 20040185579
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-23
[patent_title] => 'Method of manufacturing semiconductor device'
[patent_app_type] => new
[patent_app_number] => 10/772253
[patent_app_country] => US
[patent_app_date] => 2004-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6241
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0185/20040185579.pdf
[firstpage_image] =>[orig_patent_app_number] => 10772253
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/772253 | Method of manufacturing semiconductor device | Feb 5, 2004 | Abandoned |
Array
(
[id] => 785245
[patent_doc_number] => 06989327
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-01-24
[patent_title] => 'Forming a contact in a thin-film device'
[patent_app_type] => utility
[patent_app_number] => 10/770083
[patent_app_country] => US
[patent_app_date] => 2004-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 3474
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/989/06989327.pdf
[firstpage_image] =>[orig_patent_app_number] => 10770083
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/770083 | Forming a contact in a thin-film device | Jan 30, 2004 | Issued |
Array
(
[id] => 638278
[patent_doc_number] => 07126179
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-10-24
[patent_title] => 'Memory cell intermediate structure'
[patent_app_type] => utility
[patent_app_number] => 10/758102
[patent_app_country] => US
[patent_app_date] => 2004-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 1993
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/126/07126179.pdf
[firstpage_image] =>[orig_patent_app_number] => 10758102
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/758102 | Memory cell intermediate structure | Jan 15, 2004 | Issued |