
Tanya Theresa Ngo Motsinger
Examiner (ID: 10491, Phone: (571)270-7488 , Office: P/2637 )
| Most Active Art Unit | 2637 |
| Art Unit(s) | 2635, 2613, 2637 |
| Total Applications | 469 |
| Issued Applications | 358 |
| Pending Applications | 25 |
| Abandoned Applications | 99 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1318372
[patent_doc_number] => 06605514
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-08-12
[patent_title] => 'Planar finFET patterning using amorphous carbon'
[patent_app_type] => B1
[patent_app_number] => 10/237824
[patent_app_country] => US
[patent_app_date] => 2002-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 3155
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/605/06605514.pdf
[firstpage_image] =>[orig_patent_app_number] => 10237824
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/237824 | Planar finFET patterning using amorphous carbon | Sep 8, 2002 | Issued |
Array
(
[id] => 686645
[patent_doc_number] => 07078313
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-07-18
[patent_title] => 'Method for fabricating an integrated semiconductor circuit to prevent formation of voids'
[patent_app_type] => utility
[patent_app_number] => 10/237543
[patent_app_country] => US
[patent_app_date] => 2002-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 5693
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/078/07078313.pdf
[firstpage_image] =>[orig_patent_app_number] => 10237543
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/237543 | Method for fabricating an integrated semiconductor circuit to prevent formation of voids | Sep 8, 2002 | Issued |
Array
(
[id] => 6720967
[patent_doc_number] => 20030054656
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-03-20
[patent_title] => 'Method for manufacturing semiconductor device including two-step ashing process of N2 plasma gas and N2/H2 plasma gas'
[patent_app_type] => new
[patent_app_number] => 10/237053
[patent_app_country] => US
[patent_app_date] => 2002-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 5285
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0054/20030054656.pdf
[firstpage_image] =>[orig_patent_app_number] => 10237053
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/237053 | Method for manufacturing semiconductor device including two-step ashing process of N2 plasma gas and N2/H2 plasma gas | Sep 8, 2002 | Abandoned |
Array
(
[id] => 788358
[patent_doc_number] => 06987291
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-01-17
[patent_title] => 'Integrated transistor circuitry'
[patent_app_type] => utility
[patent_app_number] => 10/236282
[patent_app_country] => US
[patent_app_date] => 2002-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 15
[patent_no_of_words] => 3337
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/987/06987291.pdf
[firstpage_image] =>[orig_patent_app_number] => 10236282
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/236282 | Integrated transistor circuitry | Sep 4, 2002 | Issued |
Array
(
[id] => 1261438
[patent_doc_number] => 06664151
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-12-16
[patent_title] => 'Method for manufacturing a thin film transistor using steam anneal process to reinforce the surface of the ONO layer'
[patent_app_type] => B2
[patent_app_number] => 10/234064
[patent_app_country] => US
[patent_app_date] => 2002-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2055
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/664/06664151.pdf
[firstpage_image] =>[orig_patent_app_number] => 10234064
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/234064 | Method for manufacturing a thin film transistor using steam anneal process to reinforce the surface of the ONO layer | Sep 2, 2002 | Issued |
Array
(
[id] => 1277940
[patent_doc_number] => 06645850
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-11-11
[patent_title] => 'Semiconductor device having cavities with submicrometer dimensions generated by a swelling process'
[patent_app_type] => B2
[patent_app_number] => 10/230753
[patent_app_country] => US
[patent_app_date] => 2002-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 18
[patent_no_of_words] => 7217
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/645/06645850.pdf
[firstpage_image] =>[orig_patent_app_number] => 10230753
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/230753 | Semiconductor device having cavities with submicrometer dimensions generated by a swelling process | Aug 28, 2002 | Issued |
Array
(
[id] => 612734
[patent_doc_number] => 07148131
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-12-12
[patent_title] => 'Method for implanting ions in a semiconductor'
[patent_app_type] => utility
[patent_app_number] => 10/226884
[patent_app_country] => US
[patent_app_date] => 2002-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2151
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/148/07148131.pdf
[firstpage_image] =>[orig_patent_app_number] => 10226884
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/226884 | Method for implanting ions in a semiconductor | Aug 22, 2002 | Issued |
Array
(
[id] => 6799482
[patent_doc_number] => 20030094646
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-05-22
[patent_title] => 'Semiconductor device and method for manufacturing semiconductor device'
[patent_app_type] => new
[patent_app_number] => 10/222684
[patent_app_country] => US
[patent_app_date] => 2002-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2747
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0094/20030094646.pdf
[firstpage_image] =>[orig_patent_app_number] => 10222684
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/222684 | Method of manufacturing capacitor with a diffusion barrier containing ruthenium, titanium and nitrogen | Aug 15, 2002 | Issued |
Array
(
[id] => 6778825
[patent_doc_number] => 20030049906
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-03-13
[patent_title] => 'Method for producing transistors in integrated semiconductor circuits'
[patent_app_type] => new
[patent_app_number] => 10/223034
[patent_app_country] => US
[patent_app_date] => 2002-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6199
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0049/20030049906.pdf
[firstpage_image] =>[orig_patent_app_number] => 10223034
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/223034 | Method for producing transistors in integrated semiconductor circuits | Aug 15, 2002 | Issued |
Array
(
[id] => 6317183
[patent_doc_number] => 20020195710
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-26
[patent_title] => 'Preheating of chemical vapor deposition precursors'
[patent_app_type] => new
[patent_app_number] => 10/209784
[patent_app_country] => US
[patent_app_date] => 2002-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7172
[patent_no_of_claims] => 69
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0195/20020195710.pdf
[firstpage_image] =>[orig_patent_app_number] => 10209784
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/209784 | Preheating of chemical vapor deposition precursors | Jul 30, 2002 | Abandoned |
Array
(
[id] => 1141350
[patent_doc_number] => 06777271
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-08-17
[patent_title] => 'Thyristor-based device including trench isolation'
[patent_app_type] => B1
[patent_app_number] => 10/201654
[patent_app_country] => US
[patent_app_date] => 2002-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 4539
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/777/06777271.pdf
[firstpage_image] =>[orig_patent_app_number] => 10201654
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/201654 | Thyristor-based device including trench isolation | Jul 22, 2002 | Issued |
Array
(
[id] => 1125262
[patent_doc_number] => 06794720
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-09-21
[patent_title] => 'Dynamic threshold voltage metal insulator field effect transistor'
[patent_app_type] => B2
[patent_app_number] => 10/200445
[patent_app_country] => US
[patent_app_date] => 2002-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 55
[patent_figures_cnt] => 164
[patent_no_of_words] => 15880
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/794/06794720.pdf
[firstpage_image] =>[orig_patent_app_number] => 10200445
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/200445 | Dynamic threshold voltage metal insulator field effect transistor | Jul 22, 2002 | Issued |
Array
(
[id] => 6733392
[patent_doc_number] => 20030011027
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-16
[patent_title] => 'Power MOS device with buried gate'
[patent_app_type] => new
[patent_app_number] => 10/195984
[patent_app_country] => US
[patent_app_date] => 2002-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1922
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0011/20030011027.pdf
[firstpage_image] =>[orig_patent_app_number] => 10195984
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/195984 | Power MOS device with buried gate | Jul 15, 2002 | Issued |
Array
(
[id] => 6733394
[patent_doc_number] => 20030011029
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-16
[patent_title] => 'Method for manufacturing a mosfet having deep SD regions and SD extension regions'
[patent_app_type] => new
[patent_app_number] => 10/191434
[patent_app_country] => US
[patent_app_date] => 2002-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3776
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0011/20030011029.pdf
[firstpage_image] =>[orig_patent_app_number] => 10191434
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/191434 | Method for manufacturing a mosfet having deep SD regions and SD extension regions | Jul 9, 2002 | Abandoned |
Array
(
[id] => 6635397
[patent_doc_number] => 20030006445
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-09
[patent_title] => 'Semiconductor memory reducing current consumption and narrow channel effect and method of manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 10/186704
[patent_app_country] => US
[patent_app_date] => 2002-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3917
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0006/20030006445.pdf
[firstpage_image] =>[orig_patent_app_number] => 10186704
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/186704 | Semiconductor memory reducing current consumption and narrow channel effect and method of manufacturing the same | Jul 1, 2002 | Issued |
Array
(
[id] => 7399170
[patent_doc_number] => 20040018750
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-29
[patent_title] => 'Method for deposition of nitrogen doped silicon carbide films'
[patent_app_type] => new
[patent_app_number] => 10/188723
[patent_app_country] => US
[patent_app_date] => 2002-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6048
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0018/20040018750.pdf
[firstpage_image] =>[orig_patent_app_number] => 10188723
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/188723 | Method for deposition of nitrogen doped silicon carbide films | Jul 1, 2002 | Abandoned |
Array
(
[id] => 1134210
[patent_doc_number] => 06784061
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-08-31
[patent_title] => 'Process to improve the Vss line formation for high density flash memory and related structure associated therewith'
[patent_app_type] => B1
[patent_app_number] => 10/179723
[patent_app_country] => US
[patent_app_date] => 2002-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 20
[patent_no_of_words] => 5890
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/784/06784061.pdf
[firstpage_image] =>[orig_patent_app_number] => 10179723
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/179723 | Process to improve the Vss line formation for high density flash memory and related structure associated therewith | Jun 24, 2002 | Issued |
Array
(
[id] => 6048134
[patent_doc_number] => 20020168805
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-14
[patent_title] => 'Thin film transistor substrate and fabricating method thereof'
[patent_app_type] => new
[patent_app_number] => 10/177143
[patent_app_country] => US
[patent_app_date] => 2002-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2042
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0168/20020168805.pdf
[firstpage_image] =>[orig_patent_app_number] => 10177143
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/177143 | Thin film transistor substrate and fabricating method thereof | Jun 23, 2002 | Abandoned |
Array
(
[id] => 719756
[patent_doc_number] => 07049154
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-23
[patent_title] => 'Vapor phase growth method by controlling the heat output in the gas introduction region'
[patent_app_type] => utility
[patent_app_number] => 10/481333
[patent_app_country] => US
[patent_app_date] => 2002-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 5896
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/049/07049154.pdf
[firstpage_image] =>[orig_patent_app_number] => 10481333
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/481333 | Vapor phase growth method by controlling the heat output in the gas introduction region | Jun 19, 2002 | Issued |
Array
(
[id] => 6563297
[patent_doc_number] => 20020164861
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-07
[patent_title] => 'Semiconductor device having thin film resistors made of bolometer materials'
[patent_app_type] => new
[patent_app_number] => 10/170104
[patent_app_country] => US
[patent_app_date] => 2002-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 7707
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0164/20020164861.pdf
[firstpage_image] =>[orig_patent_app_number] => 10170104
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/170104 | Semiconductor device having thin film resistors made of bolometer materials | Jun 11, 2002 | Issued |