Tao Peng
Examiner (ID: 17961, Phone: (571)431-0711 , Office: P/2121 )
Most Active Art Unit | 2121 |
Art Unit(s) | 2121, 4141, 2126 |
Total Applications | 12 |
Issued Applications | 1 |
Pending Applications | 0 |
Abandoned Applications | 11 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 4679851
[patent_doc_number] => 20080246077
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-09
[patent_title] => 'Method of fabricating semiconductor memory device and semiconductor memory device fabricated by the method'
[patent_app_type] => utility
[patent_app_number] => 12/012592
[patent_app_country] => US
[patent_app_date] => 2008-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 6542
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0246/20080246077.pdf
[firstpage_image] =>[orig_patent_app_number] => 12012592
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/012592 | Method of fabricating semiconductor memory device and semiconductor memory device fabricated by the method | Feb 3, 2008 | Abandoned |
Array
(
[id] => 4826047
[patent_doc_number] => 20080124942
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-29
[patent_title] => 'METHOD FOR FORMING THIN FILM HEADS USING A BI-LAYER ANTI-REFLECTION COATING FOR PHOTOLITHOGRAPHIC APPLICATIONS AND A DEVICE THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/019403
[patent_app_country] => US
[patent_app_date] => 2008-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4166
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0124/20080124942.pdf
[firstpage_image] =>[orig_patent_app_number] => 12019403
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/019403 | METHOD FOR FORMING THIN FILM HEADS USING A BI-LAYER ANTI-REFLECTION COATING FOR PHOTOLITHOGRAPHIC APPLICATIONS AND A DEVICE THEREOF | Jan 23, 2008 | Abandoned |
Array
(
[id] => 4558031
[patent_doc_number] => 07821078
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-10-26
[patent_title] => 'Semiconductor device having resistor elements and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/007496
[patent_app_country] => US
[patent_app_date] => 2008-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 19
[patent_no_of_words] => 7620
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/821/07821078.pdf
[firstpage_image] =>[orig_patent_app_number] => 12007496
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/007496 | Semiconductor device having resistor elements and method for manufacturing the same | Jan 10, 2008 | Issued |
Array
(
[id] => 8410711
[patent_doc_number] => 08274109
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-09-25
[patent_title] => 'Semiconductor device with dynamical avalanche breakdown characteristics and method for manufacturing a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/964292
[patent_app_country] => US
[patent_app_date] => 2007-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 17
[patent_no_of_words] => 9282
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11964292
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/964292 | Semiconductor device with dynamical avalanche breakdown characteristics and method for manufacturing a semiconductor device | Dec 25, 2007 | Issued |
Array
(
[id] => 5542760
[patent_doc_number] => 20090152637
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-18
[patent_title] => 'PFET WITH TAILORED DIELECTRIC AND RELATED METHODS AND INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 11/955491
[patent_app_country] => US
[patent_app_date] => 2007-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2568
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0152/20090152637.pdf
[firstpage_image] =>[orig_patent_app_number] => 11955491
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/955491 | PFET with tailored dielectric and related methods and integrated circuit | Dec 12, 2007 | Issued |
Array
(
[id] => 4843177
[patent_doc_number] => 20080179585
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-31
[patent_title] => 'PHASE CHANGE MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 11/956282
[patent_app_country] => US
[patent_app_date] => 2007-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2630
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0179/20080179585.pdf
[firstpage_image] =>[orig_patent_app_number] => 11956282
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/956282 | PHASE CHANGE MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME | Dec 12, 2007 | Abandoned |
Array
(
[id] => 4782607
[patent_doc_number] => 20080135936
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-12
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 11/948292
[patent_app_country] => US
[patent_app_date] => 2007-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6140
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0135/20080135936.pdf
[firstpage_image] =>[orig_patent_app_number] => 11948292
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/948292 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF | Nov 29, 2007 | Abandoned |
Array
(
[id] => 5296632
[patent_doc_number] => 20090011558
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-08
[patent_title] => 'METHOD OF MANUFACTURING NONVOLATILE SEMICONDUCTOR MEMORY'
[patent_app_type] => utility
[patent_app_number] => 11/945782
[patent_app_country] => US
[patent_app_date] => 2007-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4185
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0011/20090011558.pdf
[firstpage_image] =>[orig_patent_app_number] => 11945782
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/945782 | Method of manufacturing nonvolatile semiconductor memory | Nov 26, 2007 | Issued |
Array
(
[id] => 4749305
[patent_doc_number] => 20080157376
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-03
[patent_title] => 'Semiconductor Device and Method for Manufacturing the Same'
[patent_app_type] => utility
[patent_app_number] => 11/929882
[patent_app_country] => US
[patent_app_date] => 2007-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2662
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0157/20080157376.pdf
[firstpage_image] =>[orig_patent_app_number] => 11929882
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/929882 | Semiconductor Device and Method for Manufacturing the Same | Oct 29, 2007 | Abandoned |
Array
(
[id] => 236263
[patent_doc_number] => 07595244
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-09-29
[patent_title] => 'Fabrication of like-polarity insulated-gate field-effect transistors having multiple vertical body dopant concentration maxima and different halo pocket characteristics'
[patent_app_type] => utility
[patent_app_number] => 11/975042
[patent_app_country] => US
[patent_app_date] => 2007-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 69
[patent_no_of_words] => 48436
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 394
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/595/07595244.pdf
[firstpage_image] =>[orig_patent_app_number] => 11975042
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/975042 | Fabrication of like-polarity insulated-gate field-effect transistors having multiple vertical body dopant concentration maxima and different halo pocket characteristics | Oct 15, 2007 | Issued |
Array
(
[id] => 132727
[patent_doc_number] => 07701005
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-04-20
[patent_title] => 'Semiconductor structure in which like-polarity insulated-gate field-effect transistors have multiple vertical body dopant concentration maxima and different halo pocket characteristics'
[patent_app_type] => utility
[patent_app_number] => 11/974751
[patent_app_country] => US
[patent_app_date] => 2007-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 69
[patent_no_of_words] => 48434
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/701/07701005.pdf
[firstpage_image] =>[orig_patent_app_number] => 11974751
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/974751 | Semiconductor structure in which like-polarity insulated-gate field-effect transistors have multiple vertical body dopant concentration maxima and different halo pocket characteristics | Oct 14, 2007 | Issued |
Array
(
[id] => 33257
[patent_doc_number] => 07786004
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-08-31
[patent_title] => 'Method of treating an exposed conductive film prior to forming a silicide'
[patent_app_type] => utility
[patent_app_number] => 11/871481
[patent_app_country] => US
[patent_app_date] => 2007-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 19
[patent_no_of_words] => 5695
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/786/07786004.pdf
[firstpage_image] =>[orig_patent_app_number] => 11871481
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/871481 | Method of treating an exposed conductive film prior to forming a silicide | Oct 11, 2007 | Issued |
Array
(
[id] => 5578606
[patent_doc_number] => 20090173952
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-09
[patent_title] => 'SEMICONDUCTOR LIGHT-EMITTING DEVICE, ILLUMINATOR AND METHOD OF MANUFACTURING SEMICONDUCTOR LIGHT-EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/090181
[patent_app_country] => US
[patent_app_date] => 2007-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 10860
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0173/20090173952.pdf
[firstpage_image] =>[orig_patent_app_number] => 12090181
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/090181 | Semiconductor light-emitting device, illuminator and method of manufacturing semiconductor light-emitting device | Oct 11, 2007 | Issued |
Array
(
[id] => 4711184
[patent_doc_number] => 20080299710
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-04
[patent_title] => 'Carbon Nanotube Transistor Fabrication'
[patent_app_type] => utility
[patent_app_number] => 11/870872
[patent_app_country] => US
[patent_app_date] => 2007-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 21568
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0299/20080299710.pdf
[firstpage_image] =>[orig_patent_app_number] => 11870872
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/870872 | Carbon nanotube transistor fabrication | Oct 10, 2007 | Issued |
Array
(
[id] => 5264991
[patent_doc_number] => 20090117676
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-05-07
[patent_title] => 'Semiconductor optical device'
[patent_app_type] => utility
[patent_app_number] => 11/902781
[patent_app_country] => US
[patent_app_date] => 2007-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5293
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0117/20090117676.pdf
[firstpage_image] =>[orig_patent_app_number] => 11902781
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/902781 | Method of fabricating a semiconductor optical device | Sep 24, 2007 | Issued |
Array
(
[id] => 4669918
[patent_doc_number] => 20080044978
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-02-21
[patent_title] => 'Isolation structures for integrated circuits and modular methods of forming the same'
[patent_app_type] => utility
[patent_app_number] => 11/890940
[patent_app_country] => US
[patent_app_date] => 2007-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 40
[patent_no_of_words] => 14563
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0044/20080044978.pdf
[firstpage_image] =>[orig_patent_app_number] => 11890940
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/890940 | Isolation structures for integrated circuits and modular methods of forming the same | Aug 7, 2007 | Issued |
Array
(
[id] => 7724252
[patent_doc_number] => 08097522
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-01-17
[patent_title] => 'Modular methods of forming isolation structures for integrated circuits'
[patent_app_type] => utility
[patent_app_number] => 11/890993
[patent_app_country] => US
[patent_app_date] => 2007-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 67
[patent_no_of_words] => 14626
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/097/08097522.pdf
[firstpage_image] =>[orig_patent_app_number] => 11890993
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/890993 | Modular methods of forming isolation structures for integrated circuits | Aug 7, 2007 | Issued |
Array
(
[id] => 5060341
[patent_doc_number] => 20070221978
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-27
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/798672
[patent_app_country] => US
[patent_app_date] => 2007-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 3885
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0221/20070221978.pdf
[firstpage_image] =>[orig_patent_app_number] => 11798672
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/798672 | Semiconductor device | May 15, 2007 | Abandoned |
Array
(
[id] => 5256705
[patent_doc_number] => 20070210337
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-13
[patent_title] => 'Contact hole formation method'
[patent_app_type] => utility
[patent_app_number] => 11/798122
[patent_app_country] => US
[patent_app_date] => 2007-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6709
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0210/20070210337.pdf
[firstpage_image] =>[orig_patent_app_number] => 11798122
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/798122 | Contact hole formation method | May 9, 2007 | Abandoned |
Array
(
[id] => 4749233
[patent_doc_number] => 20080157304
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-03
[patent_title] => 'CHIP PACKAGE STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 11/733782
[patent_app_country] => US
[patent_app_date] => 2007-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2121
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0157/20080157304.pdf
[firstpage_image] =>[orig_patent_app_number] => 11733782
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/733782 | CHIP PACKAGE STRUCTURE | Apr 10, 2007 | Abandoned |