Tatiana L. Nobrega

Array ( [id] => 458277 [patent_doc_number] => 07245152 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-07-17 [patent_title] => 'Voltage-level shifter' [patent_app_type] => utility [patent_app_number] => 11/119638 [patent_app_country] => US [patent_app_date] => 2005-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2529 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 255 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/245/07245152.pdf [firstpage_image] =>[orig_patent_app_number] => 11119638 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 401825 [patent_doc_number] => 07292062 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-11-06 [patent_title] => 'Distribution of signals throughout a spine of an integrated circuit' [patent_app_type] => utility [patent_app_number] => 11/118374 [patent_app_country] => US [patent_app_date] => 2005-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4466 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 311 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/292/07292062.pdf [firstpage_image] =>[orig_patent_app_number] => 11118374 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 401826 [patent_doc_number] => 07292063 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-11-06 [patent_title] => 'Method of interconnect for multi-slot metal-mask programmable relocatable function placed in an I/O region' [patent_app_type] => utility [patent_app_number] => 11/120067 [patent_app_country] => US [patent_app_date] => 2005-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 3749 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/292/07292063.pdf [firstpage_image] =>[orig_patent_app_number] => 11120067 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 394476 [patent_doc_number] => 07298177 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-11-20 [patent_title] => 'Method and mechanism to determine keeper size' [patent_app_type] => utility [patent_app_number] => 11/118897 [patent_app_country] => US [patent_app_date] => 2005-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 5174 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/298/07298177.pdf [firstpage_image] =>[orig_patent_app_number] => 11118897 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 387127 [patent_doc_number] => 07304497 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-12-04 [patent_title] => 'Methods and apparatus for programmably powering down structured application-specific integrated circuits' [patent_app_type] => utility [patent_app_number] => 11/119312 [patent_app_country] => US [patent_app_date] => 2005-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 6028 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/304/07304497.pdf [firstpage_image] =>[orig_patent_app_number] => 11119312 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 817608 [patent_doc_number] => 07411416 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-08-12 [patent_title] => 'Technology for supressing noise of data bus circuit' [patent_app_type] => utility [patent_app_number] => 11/117611 [patent_app_country] => US [patent_app_date] => 2005-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 1875 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 237 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/411/07411416.pdf [firstpage_image] =>[orig_patent_app_number] => 11117611 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 387126 [patent_doc_number] => 07304496 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-12-04 [patent_title] => 'Mask-programmable logic device with programmable input/output ports' [patent_app_type] => utility [patent_app_number] => 11/117588 [patent_app_country] => US [patent_app_date] => 2005-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3330 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/304/07304496.pdf [firstpage_image] =>[orig_patent_app_number] => 11117588 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 824118 [patent_doc_number] => 07405592 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-07-29 [patent_title] => 'Integrated circuit capable of minimizing switch transitions' [patent_app_type] => utility [patent_app_number] => 10/999322 [patent_app_country] => US [patent_app_date] => 2004-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4240 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/405/07405592.pdf [firstpage_image] =>[orig_patent_app_number] => 10999322 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5180955 [patent_doc_number] => 20070052297 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-08 [patent_title] => 'Voltage converter apparatus' [patent_app_type] => utility [patent_app_number] => 10/566221 [patent_app_country] => US [patent_app_date] => 2004-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 8714 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20070052297.pdf [firstpage_image] =>[orig_patent_app_number] => 10566221 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6970744 [patent_doc_number] => 20050036454 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-17 [patent_title] => 'Transmission apparatus' [patent_app_type] => utility [patent_app_number] => 10/890475 [patent_app_country] => US [patent_app_date] => 2004-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 9708 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0036/20050036454.pdf [firstpage_image] =>[orig_patent_app_number] => 10890475 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 589085 [patent_doc_number] => 07446567 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-11-04 [patent_title] => 'Signal transmission apparatus and interconnection structure' [patent_app_type] => utility [patent_app_number] => 10/775223 [patent_app_country] => US [patent_app_date] => 2004-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 50 [patent_no_of_words] => 13825 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 211 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/446/07446567.pdf [firstpage_image] =>[orig_patent_app_number] => 10775223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7073123 [patent_doc_number] => 20050146389 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-07 [patent_title] => 'Split cascode line amplifier for current-mode signal transmission' [patent_app_type] => utility [patent_app_number] => 10/753165 [patent_app_country] => US [patent_app_date] => 2004-01-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5730 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0146/20050146389.pdf [firstpage_image] =>[orig_patent_app_number] => 10753165 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7343295 [patent_doc_number] => 20040247036 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-09 [patent_title] => 'Differential line receiver' [patent_app_type] => new [patent_app_number] => 10/482811 [patent_app_country] => US [patent_app_date] => 2004-06-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5179 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 252 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0247/20040247036.pdf [firstpage_image] =>[orig_patent_app_number] => 10482811 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4500798 [patent_doc_number] => 07948271 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-05-24 [patent_title] => 'Molecular wire crossbar logic (MWCL)' [patent_app_type] => utility [patent_app_number] => 09/282045 [patent_app_country] => US [patent_app_date] => 1999-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 14 [patent_no_of_words] => 5922 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/948/07948271.pdf [firstpage_image] =>[orig_patent_app_number] => 09282045 [rel_patent_id] =>[rel_patent_doc_number] =>)